IDS-supported architecture of information capture for high-speed networks

被引：0

作者：

Research Center of Computer Network and Information Security Technology, Harbin Institute of Technology, Harbin 150001, China ^{[1
]}

不详 ^{[2
]}

机构：

来源：

Beijing Youdian Daxue Xuebao | 2006年 / 2卷 / 118-122期

关键词：

10;

D O I：

暂无

中图分类号：

学科分类号：

摘要：

引用

共 50 条

[21] WireCAP: a Novel Packet Capture Engine for Commodity NICs in High-speed Networks
Wu, Wenji
DeMar, Phil
PROCEEDINGS OF THE 2014 ACM INTERNET MEASUREMENT CONFERENCE (IMC'14), 2014, : 395 - 406
[22] HIGH-SPEED INFORMATION CHANNELS
JAMES, RT
IEEE SPECTRUM, 1966, 3 (04) : 79 - &
[23] A HIGH-SPEED ARCHITECTURE FOR IMAGE COMPUTATION
PUTNAM, LK
LUCHT, P
DAVIS, J
SMPTE JOURNAL, 1988, 97 (06): : 464 - 469
[24] A High-Speed AES Architecture Implementation
Opritoiu, Flavius
Vladutiu, Mircea
Prodan, Lucian
Udrescu, Mihai
PROCEEDINGS OF THE 2010 COMPUTING FRONTIERS CONFERENCE (CF 2010), 2010, : 95 - 96
[25] AN ARCHITECTURE FOR HIGH-SPEED ARRAY MULTIPLIER
ISLAM, FF
TAMARU, K
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1993, E76A (08) : 1326 - 1333
[26] TOWARDS A HIGH-SPEED MAN ARCHITECTURE
TANTAWY, A
MELEIS, H
ELZARKI, M
RAJENDRAN, G
WORLD PROSPERITY THROUGH COMMUNICATIONS, VOLS 1-3: CONFERENCE RECORD, 1989, : 619 - 624
[27] High-speed DRAM architecture development
Ikeda, H
Inukai, H
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1999, 34 (05) : 685 - 692
[28] DESIGNING HIGH-SPEED CONTROLLERS FOR HIGH-SPEED LOCAL AREA NETWORKS
MARTINI, P
RUPPRECHT, M
DALLAS GLOBECOM 89, VOLS 1-3: COMMUNICATIONS TECHNOLOGY FOR THE 1990S AND BEYOND, 1989, : 170 - 174
[29] Architecture for high-speed evolutionary computation
Yoshikawa, M
Imai, T
Kodama, T
Yamauchi, H
Terai, H
ELECTRICAL ENGINEERING IN JAPAN, 2004, 147 (02) : 39 - 52
[30] NEUROCOMPUTING IN HIGH-SPEED NETWORKS
HABIB, IW
IEEE COMMUNICATIONS MAGAZINE, 1995, 33 (10) : 38 - &

← 1 2 3 4 5 →