Design of current-mode CMOS multiple-valued schmitt triggers based on switch-signal theory

被引:0
|
作者
Department of Information and Electronic Engineering, Zhejiang University, Hangzhou 310027, China [1 ]
机构
来源
Tien Tzu Hsueh Pao | 2006年 / 5卷 / 924-927期
关键词
Computer simulation - Computer software - Electric currents - Electric potential - Hysteresis - Mathematical models - Signal theory - Switching theory - Threshold voltage - Transistors - Trigger circuits;
D O I
暂无
中图分类号
学科分类号
摘要
Guided by the switch-signal theory, the operations of current transmission switch used to describe the action of threshold-controllable switch in multiple-valued Schmitt trigger were established, and novel current-mode CMOS ternary and quaternary Schmitt triggers with output current and voltage signal were presented. The hysteresis current values of multiple-valued Schmitt triggers were controlled by only sizing the transistor aspect ratios. The main properties of the circuit are its simple structure, fully adjustable hysteresis and suitable for low-voltage applications. The designed circuits are simulated using HSPICE program and the model parameters of a TSMC 0.25 μm CMOS process, with 1.5V power supply. From the simulation results, the effectiveness of the proposed approach and the ideal characteristic of multiple-valued Schmitt circuit are validated.
引用
收藏
相关论文
共 50 条
  • [21] HIGHLY PARALLEL RESIDUE ARITHMETIC CHIP BASED ON MULTIPLE-VALUED BIDIRECTIONAL CURRENT-MODE LOGIC
    KAMEYAMA, M
    SEKIBE, T
    HIGUCHI, T
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1989, 24 (05) : 1404 - 1411
  • [22] A MULTIPLIER CHIP WITH MULTIPLE-VALUED BIDIRECTIONAL CURRENT-MODE LOGIC-CIRCUITS
    KAMEYAMA, M
    KAWAHITO, S
    HIGUCHI, T
    COMPUTER, 1988, 21 (04) : 43 - 56
  • [23] Current-mode multiple-valued logic circuits implementing the SRT division algorithm
    Conti, M
    Nocchi, P
    Turchetti, C
    PROCEEDINGS OF THE 44TH IEEE 2001 MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2001, : 332 - 335
  • [24] Optimization and Verification of Current-Mode Multiple-Valued Digit ORNS Arithmetic Circuits
    Inaba, Motoi
    Tanno, Koichi
    Tamura, Hiroki
    Ishizuka, Okihiko
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2010, E93D (08): : 2073 - 2079
  • [25] Design of a field-programmable digital filter chip using multiple-valued current-mode logic
    Degawa, K
    Aoki, T
    Higuchi, T
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2003, E86A (08) : 2001 - 2010
  • [26] Design and implementation of a low-power multiple-valued current-mode integrated circuit with current-source control
    Hanyu, T
    Kazama, S
    Kameyama, M
    IEICE TRANSACTIONS ON ELECTRONICS, 1997, E80C (07) : 941 - 947
  • [27] Arithmetic-oriented multiple-valued logic-in-memory VLSI based on current-mode logic
    Kaeriyama, S
    Hanyu, T
    Kameyama, M
    30TH IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 2000, : 438 - 443
  • [28] Asynchronous multiple-valued VLSI system based on dual-rail current-mode differential logic
    Hanyu, T
    Saito, T
    Kameyama, M
    1998 28TH IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC - PROCEEDINGS, 1998, : 134 - 139
  • [29] Robust Multiple-Valued Current-Mode Circuit Components Based on Adaptive Reference-Voltage Control
    Onizawa, Naoya
    Hanyu, Takahiro
    ISMVL: 2009 39TH IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, 2009, : 36 - 41
  • [30] HIGH-SPEED AREA-EFFICIENT MULTIPLIER DESIGN USING MULTIPLE-VALUED CURRENT-MODE CIRCUITS
    KAWAHITO, S
    ISHIDA, M
    NAKAMURA, T
    KAMEYAMA, M
    HIGUCHI, T
    IEEE TRANSACTIONS ON COMPUTERS, 1994, 43 (01) : 34 - 42