Efficient VLSI implementation of modular neural network based hybrid median filter

被引：0
|
作者：
Nanduri, Sambamurthy [1 ,2 ]
Kamaraju, M. [2 ]
机构：
[1] JNTUK, Kakinada, India
[2] Department of Electronics and Communication Engineering, Seshadri Rao Gudlavalleru Engineering College, Andhra Pradesh, Gudlavalleru,521356, India
来源：
Soft Computing | 2023年
关键词：
Engineering Village;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
De-noising - Hybrid median filters - Impulse classifier - Mean filter - Median-Filter - Modular neural networks - Network-based - Noise density - Proposed architectures - VLSI implementation
引用
收藏
相关论文
共 50 条
  • [21] One-Dimensional Median Filter with Modular Architecture Hardware Implementation
    Pereverzev, Alexey
    Prokofiev, Yaan
    Kaleev, Dmitry
    2015 Internet Technologies and Applications (ITA) Proceedings of the Sixth International Conference (ITA 15), 2015, : 33 - 36
  • [22] Median and neural network hybrid (MNNH) filters
    Taguchi, Akira
    Muneyasu, Mitsuji
    Hinamoto, Takao
    Electronics and Communications in Japan, Part III: Fundamental Electronic Science (English translation of Denshi Tsushin Gakkai Ronbunshi), 1998, 81 (06): : 52 - 60
  • [23] Analogue median/average image filter based on cellular neural network paradigm
    Slot, K
    Kowalski, J
    Napieralski, A
    Kacprzak, T
    ELECTRONICS LETTERS, 1999, 35 (19) : 1619 - 1620
  • [24] Median and neural network hybrid (MNNH) filters
    Taguchi, A
    Muneyasu, M
    Hinamoto, T
    ELECTRONICS AND COMMUNICATIONS IN JAPAN PART III-FUNDAMENTAL ELECTRONIC SCIENCE, 1998, 81 (06): : 52 - 60
  • [25] Adaptive switching median filter based on GA-BP neural network
    Ye, Xiaoling
    Dou, Yanyan
    Liu, Bo
    MATERIALS PROCESSING AND MANUFACTURING III, PTS 1-4, 2013, 753-755 : 2980 - 2984
  • [26] Hybrid Neural Network, An Efficient Low-Power Digital Hardware Implementation of Event-based Artificial Neural Network
    Yousefzadeh, Amirreza
    Orchard, Garrick
    Stromatias, Evangelos
    Serrano-Gotarredona, Teresa
    Linares-Barranco, Bernabe
    2018 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2018,
  • [27] HW/SW Design-Based Implementation of Vector Median Rational Hybrid Filter
    Boudabous, Anis
    Ben Atitallah, Ahmed
    Khriji, Lazhar
    Kadionik, Patrice
    Masmoudi, Nouri
    INTERNATIONAL ARAB JOURNAL OF INFORMATION TECHNOLOGY, 2010, 7 (01) : 70 - 74
  • [28] VLSI architecture and implementation for speech recognizer based on discriminative Bayesian neural network
    Wang, JF
    Wang, JC
    Suen, AN
    Wu, CH
    Li, FM
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2002, E85A (08) : 1861 - 1869
  • [29] VLSI implementation of a neural network classifier based on the saturating linear activation function
    Bermak, A
    Bouzerdoum, A
    ICONIP'02: PROCEEDINGS OF THE 9TH INTERNATIONAL CONFERENCE ON NEURAL INFORMATION PROCESSING: COMPUTATIONAL INTELLIGENCE FOR THE E-AGE, 2002, : 981 - 985
  • [30] Asynchronous pulse neural network model for VLSI implementation
    Hanagata, M
    Horio, Y
    Aihara, K
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1998, E81A (09) : 1853 - 1859
12345