Area Reduction AES Algorithm in Hardware Trojan Detection

被引：0
|
作者：
MacTino, S. [1 ]
Priya, S. Sridevi Sathya [1 ]
Naveenkumar, R. [1 ,2 ]
Napoleon, A. [1 ]
机构：
[1] Karunya Institute of Technology and Sciences, Department of Electronics and Communication Engineering, Coimbatore, India
[2] Karpagam Academy of Higher Education, Department of Electronics and Communication Engineering, Coimbatore, India
来源：
Proceedings of the 3rd International Conference on Artificial Intelligence and Smart Energy, ICAIS 2023 | 2023年
关键词：
Engineering Village;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
AES algorithms - Area reduction - Critical functions - Design security - Hardware Trojan detection - Integrated circuit and design security - IP security - Mission critical - Secret information - Trojans
引用
收藏
页码：1035 / 1040
相关论文
共 50 条
  • [41] Hardware evolution of AES algorithm on FPGA
    Manjith, B. C.
    2019 INNOVATIONS IN POWER AND ADVANCED COMPUTING TECHNOLOGIES (I-PACT), 2019,
  • [42] Successful Implementation of AES Algorithm in Hardware
    Borhan, Rozita
    Aziz, Raja Mohd Fuad Tengku
    IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS DESIGN, SYSTEMS AND APPLICATIONS (ICEDSA 2012), 2012, : 27 - 32
  • [43] On the feasibility of using evolvable hardware for hardware Trojan detection and prevention
    Labafniya, Mansoureh
    Picek, Stjepan
    Borujeni, Shahram Etemadi
    Mentens, Nele
    APPLIED SOFT COMPUTING, 2020, 91
  • [44] Trojan Playground: A Reinforcement Learning Framework for Hardware Trojan Insertion and Detection
    Sarihi, Amin
    Patooghy, Ahmad
    Jamieson, Peter
    Badawy, Abdel-Hameed A.
    arXiv, 2023,
  • [45] Trojan playground: a reinforcement learning framework for hardware Trojan insertion and detection
    Sarihi, Amin
    Patooghy, Ahmad
    Jamieson, Peter
    Badawy, Abdel-Hameed A.
    JOURNAL OF SUPERCOMPUTING, 2024, 80 (10): : 14295 - 14329
  • [46] Symbolic execution based test-patterns generation algorithm for hardware Trojan detection
    Shen, Lixiang
    Mu, Dejun
    Cao, Guo
    Qin, Maoyuan
    Blackstone, Jeremy
    Kastner, Ryan
    COMPUTERS & SECURITY, 2018, 78 : 267 - 280
  • [47] Design and Implementation of Hardware Trojan Detection Algorithm for Coarse-grained Reconfigurable Arrays
    Yan Yingjian
    Liu Min
    Qiu Zhaoyang
    JOURNAL OF ELECTRONICS & INFORMATION TECHNOLOGY, 2019, 41 (05) : 1257 - 1264
  • [48] TERO-Based Detection of Hardware Trojans on FPGA Implementation of the AES Algorithm
    Digital IC DEsign and Systems Laboratory , Computer and Informatics Engineering Department, TEI of Western Greece, Greece
    不详
    Proc. - Euromicro Conf. Digit. Syst. Des., DSD, (678-681):
  • [49] TERO-based Detection of Hardware Trojans on FPGA Implementation of the AES Algorithm
    Kitsos, Paris
    Stefanidis, Kyriakos
    Voyiatzis, Artemios G.
    19TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2016), 2016, : 678 - 681
  • [50] A Novel Detection Algorithm for Ring Oscillator Network Based Hardware Trojan Detection with Tactful FPGA Implementation
    Qu, Kaige
    Wu, Liji
    Zhang, Xiangmin
    2015 11TH INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND SECURITY (CIS), 2015, : 299 - 302
12345