Wafer level hermetic packaging based on electroplating Cu-Sn alloy films

被引：0
|
作者：
机构：
[1] Du, Li-Dong
[2] Zhao, Zhan
[3] Fang, Zhen
[4] Sun, Xue-Jin
[5] Wang, Xiao-Lei
来源：
Du, Li-Dong | 1600年 / Chinese Academy of Sciences卷 / 22期
关键词：
X ray diffraction analysis;
D O I：
10.3788/OPE.20142211.3044
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [1] Wafer level hermetic packaging based on Cu-Sn isothermal solidification technology
    Cao Yuhan
    Luo Le
    JOURNAL OF SEMICONDUCTORS, 2009, 30 (08)
  • [2] Wafer level hermetic packaging based on Cu-Sn isothermal solidification technology附视频
    曹毓涵
    罗乐
    半导体学报, 2009, (08) : 164 - 168
  • [3] Characterization of hermetic wafer-level Cu-Sn SLID bonding
    van de Wiel, H. J.
    Vardoy, A-S. B.
    Hayes, G.
    Fischer, H. R.
    Lapadatu, A.
    Taklo, M. M. V.
    2012 4TH ELECTRONIC SYSTEM-INTEGRATION TECHNOLOGY CONFERENCE (ESTC), 2012,
  • [4] RESIDUAL STRESS IN SILICON CAUSED BY CU-SN WAFER-LEVEL PACKAGING
    Taklo, Maaike. M. V.
    Vardoy, Astrid-Sofie
    De Wolf, Ingrid
    Simons, Veerle
    van de Wiel, H. J.
    van der Waal, Adri
    Lapadatu, Adriana
    Martinsen, Stian
    Wunderle, Bernhard
    PROCEEDINGS OF THE ASME INTERNATIONAL TECHNICAL CONFERENCE AND EXHIBITION ON PACKAGING AND INTEGRATION OF ELECTRONIC AND PHOTONIC MICROSYSTEMS, 2013, VOL 1, 2014,
  • [5] Systematic characterization of key parameters of hermetic wafer-level Cu-Sn SLID bonding
    van de Wiel, H. J.
    Vardoy, A-S. B.
    Hayes, G.
    Kouters, M. H. M.
    van der Waal, A.
    Erinc, M.
    Lapadatu, A.
    Martinsen, S.
    Taklo, M. M. V.
    Fischer, H. R.
    2013 EUROPEAN MICROELECTRONICS PACKAGING CONFERENCE (EMPC), 2013,
  • [6] Research of Wafer Level Bonding Process Based on Cu-Sn Eutectic
    Wu, Daowei
    Tian, Wenchao
    Wang, Chuqiao
    Huo, Ruixia
    Wang, Yongkun
    MICROMACHINES, 2020, 11 (09)
  • [7] A superelastic nanocrystalline Cu-Sn alloy thin film processed by electroplating
    Yuasa, Motohiro
    Kaiikawa, Kota
    Hakamada, Masataka
    Mabuchi, Mamoru
    MATERIALS LETTERS, 2008, 62 (29) : 4473 - 4475
  • [8] Void Formation in Low-Temperature Electroplated Cu-Sn Stack for Hermetic Packaging
    Kannojia, Harindra Kumar
    Dixit, Pradeep
    2019 IEEE 21ST ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2019, : 124 - 128
  • [9] Ultra-low leak detection of Cu-Sn SLID for High Density Wafer Level Packaging
    Duan, Ani
    Aasmundtveit, Knut
    Hoivik, Nils
    2011 12TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY AND HIGH DENSITY PACKAGING (ICEPT-HDP), 2011, : 61 - 64
  • [10] Wafer Level Hermetic Packaging of MOEMS Devices
    Yang, Charles
    Xu, Antai
    Wang, Ye
    32nd IEEE/CPMT International Electronic Manufacturing Technology Symposium, 2007, : 182 - 185
12345