Phaser: Phased methodology for modeling the system-level effects of soft errors

被引：0

作者：

IBM Research Division, Thomas J. Watson Research Center, P.O. Box 218, Yorktown Heights, NY 10598, United States ^{[1
]}

不详 ^{[2
]}

不详 ^{[3
]}

机构：

来源：

IBM Journal of Research and Development | 2008年 / 52卷 / 03期

关键词：

This paper presents all overview of Phaser; a toolset and methodology for modeling the effects of sqft errors on the architectural and microarchitectural functionality of a system. The Phaser framework is used to understand the system-level effects of soft-error rates of a microprocessor chip as its design evolves through the phases of preconcept; concept; high-level design; and register-transfer-level design implementation. Phaser represents a strategic research vision that is being proposed as a next-generation toolset for predicting chip-level failure rates and studying reliability-performance tradeoffs during the phased design process. This paper primarily presents Phaser/ M1; the early stage of the predictive modeling of behavior. © Copyright 2008 by International Business Machines Corporation;

D O I：

暂无

中图分类号：

学科分类号：

摘要：

Journal article (JA)

引用

页码：293 / 306

共 50 条

[41] A METHODOLOGY AND DESIGN TOOLS TO SUPPORT SYSTEM-LEVEL VLSI DESIGN
KUCUKCAKAR, K
PARKER, AC
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1995, 3 (03) : 355 - 369
[42] System-Level Simulation Methodology and Platform for Mobile Cellular Systems
Chen, Li
Chen, Wenwen
Wang, Bin
Zhang, Xin
Chen, Hongyang
Yang, Dacheng
IEEE COMMUNICATIONS MAGAZINE, 2011, 49 (07) : 148 - 155
[43] A methodology to manage system-level uncertainty during conceptual design
Martin, Jay D.
Simpson, Timothy W.
JOURNAL OF MECHANICAL DESIGN, 2006, 128 (04) : 959 - 968
[44] A methodology to manage uncertainty during system-level conceptual design
Martin, Jay D.
Simpson, Timothy W.
PROCEEDINGS OF THE ASME INTERNATIONAL DESIGN ENGINEERING TECHNICAL CONFERENCES AND COMPUTERS AND INFORMATION IN ENGINEERING CONFERENCE, 2005, VOL 2, PTS A AND B, 2005, : 1183 - 1193
[45] Efficient system-level functional verification methodology for multimedia applications
Cupák, M
Catthoor, F
De Man, HJ
IEEE DESIGN & TEST OF COMPUTERS, 2003, 20 (02): : 56 - 64
[46] Density requirements drive the need for using a system-level methodology
Beal, SW
ELECTRONIC DESIGN, 1998, 46 (23) : 82 - 82
[47] System-level design methodology with direct execution for multiprocessors on SoPC
Ben Mouhoub, Riad
Hammami, Omar
ISQED 2006: PROCEEDINGS OF THE 7TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2006, : 781 - +
[48] An assertion-based verification methodology for system-level design
Gharehbaghi, Amir Masoud
Yaran, Benyamin Hamdin
Hessabi, Shaahin
Goudarzi, Maziar
COMPUTERS & ELECTRICAL ENGINEERING, 2007, 33 (04) : 269 - 284
[49] A methodology for system-level synthesis of mixed-signal applications
Oehler, P
Grimm, C
Waldschmidt, K
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2002, 10 (06) : 935 - 942
[50] System-level modeling and performance analysis of wireless access system
Fang, Lin-Bo
Huang, Zhang-Qin
Hou, Yi-Bin
Wang, Zhi-Qiang
Beijing Gongye Daxue Xuebao / Journal of Beijing University of Technology, 2009, 35 (02): : 270 - 275

← 1 2 3 4 5 →