A Digital Modulation Method for Dead-Time Compensation and Capacitor Voltage Balance in Diode Clamped Three-Level Inverter

被引：0
|
作者：
Ning, Jichao [1 ]
Ben, Hongqi [1 ]
Wang, Xuesong [2 ]
Meng, Tao [3 ]
机构：
[1] School of Electrical Engineering and Automation, Harbin Institute of Technology, Harbin,150001, China
[2] State Grid Harbin Power Supply Company Harbin, 150000, China
[3] School of Mechanical and Electrical Engineering Heilongjiang University, Harbin,150080, China
来源：
Diangong Jishu Xuebao/Transactions of China Electrotechnical Society | 2024年 / 39卷 / 20期
关键词：
Compendex;
D O I：
10.19595/j.cnki.1000-6753.tces.231325
中图分类号：
学科分类号：
摘要：
Gallium nitride
引用
收藏
页码：6444 / 6461
相关论文
共 50 条
  • [41] Dead-Time Compensation in Active NPC Three-Level Inverters Considering Current Ripple
    Wan, Wenchao
    Yu, Tianbao
    Duan, Shanxu
    IEEE TRANSACTIONS ON TRANSPORTATION ELECTRIFICATION, 2023, 9 (01) : 1189 - 1199
  • [42] Vector based dead-time compensation for three-level T-type converters
    Li, Xiong
    Akin, Bilal
    Rajashekara, Kaushik
    IEEE Transactions on Industry Applications, 2015, 2015
  • [43] Vector based Dead-Time Compensation for a Three-level T-Type Converter
    Li, Xiong
    Dusmez, Serkan
    Akin, Bilal
    Rajashekara, Kaushik
    2015 THIRTIETH ANNUAL IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION (APEC 2015), 2015, : 1534 - 1540
  • [44] Study on a Common-mode Voltage Suppression Method with High Performance for the Three-level Diode-clamped Inverter
    Zhang, Yonggao
    Gao, Yanli
    Long, Lizhong
    2012 IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS (ISIE), 2012, : 539 - 544
  • [45] Pulse delay control for capacitor voltage balancing in a three-level boost neutral point clamped inverter
    Krishna, Remya
    Soman, Deepak E.
    Kottayil, Sasi K.
    Leijon, Mats
    IET POWER ELECTRONICS, 2015, 8 (02) : 268 - 277
  • [46] Carrier Based PWM Scheme for a Three-Level Diode-Clamped Five-Phase Voltage Source Inverter Ensuring Capacitor Voltage Balancing
    Karugaba, Sosthenes
    Ojo, Olorunfemi
    Abreham, Meharegzi
    2011 TWENTY-SIXTH ANNUAL IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION (APEC), 2011, : 1194 - 1201
  • [47] Carrier Based Modulation with Capacitor Balancing for Three-Level Neutral-Point-Clamped qZS Inverter
    Romero-Cadaval, Enrique
    Roncero-Clemente, Carlos
    Husev, Oleksandr
    Vinnikov, Dmitri
    PROCEEDINGS 2015 9TH INTERNATIONAL CONFERENCE ON CAMPATIBILITY AND POWER ELECTRONICS (CPE), 2015, : 57 - 62
  • [48] Study and Simulation of Dead-time compensation for the voltage source SVPWM inverter
    Chen, Shao-Chang
    He, Hui-Ying
    Li, Chao
    Wang, Chuan-hui
    MECHATRONICS AND APPLIED MECHANICS II, PTS 1 AND 2, 2013, 300-301 : 1200 - +
  • [49] Dead-time Compensation for a High-Fidelity Voltage Fed Inverter
    Sabate, Juan
    Garces, Luis J.
    Szczesny, Paul M.
    Skeffington, Wesley
    2008 IEEE POWER ELECTRONICS SPECIALISTS CONFERENCE, VOLS 1-10, 2008, : 4419 - +
  • [50] A Novel Method for Dead-Time Compensation of the Inverter Using SVPWM
    Gong, YiMin
    Chen, XiaoJiao
    Huang, Ying
    ADVANCES IN MULTIMEDIA, SOFTWARE ENGINEERING AND COMPUTING, VOL 2, 2011, 129 : 563 - 568
12345