Energy-Efficient Black Hole Router Detection in Network-on-Chip

被引：0
|
作者：
Boise State University, Electrical and Computer Engineering, Boise [1 ]
ID, United States
机构：
来源：
Int. Syst. Chip Conf. | 2164年
关键词：
Black hole router - Black holes - Energy efficient - In networks - Multiprocessor system on chips - Multiprocessor systems-on-chips - Networks on chips - Security threats;
D O I：
35th IEEE International System-on-Chip Conference, SOCC 2022
中图分类号：
学科分类号：
摘要：
21
引用
收藏
相关论文
共 50 条
  • [21] SAMNoC: A Novel Optical Network-on-chip for Energy-efficient Memory Access
    Fu, Weiwei
    Yuan, Mingmin
    Chen, Tianzhou
    Liu, Li
    Wu, Minghui
    2014 IEEE 8TH INTERNATIONAL SYMPOSIUM ON EMBEDDED MULTICORE/MANYCORE SOCS (MCSOC), 2014, : 181 - 188
  • [22] A bufferless optical network-on-chip router
    Zhang, Na
    Gu, Huaxi
    Yang, Yintang
    Chen, Zheng
    Chen, Ke
    IEICE ELECTRONICS EXPRESS, 2013, 10 (21):
  • [23] Router with Centralized Buffer for Network-on-Chip
    Wang, Ling
    Zhang, Jianwen
    Yang, Xiaoqing
    Wen, Dongxin
    GLSVLSI 2009: PROCEEDINGS OF THE 2009 GREAT LAKES SYMPOSIUM ON VLSI, 2009, : 469 - 474
  • [24] Reconfigurable Router Design for Network-On-Chip
    Mathew, Minu
    Mugilan, D.
    2014 IEEE INTERNATIONAL CONFERENCE ON CIRCUIT, POWER AND COMPUTING TECHNOLOGIES (ICCPCT-2014), 2014, : 1268 - 1272
  • [25] Configurable network-on-chip router macrocells
    Saponara, Sergio
    Fanucci, Luca
    MICROPROCESSORS AND MICROSYSTEMS, 2016, 45 : 141 - 150
  • [26] Flexible router architecture for network-on-chip
    Sayed, Mostafa S.
    Shalaby, Ahmed
    El-Sayed, Mohamed
    Goulart, Victor
    COMPUTERS & MATHEMATICS WITH APPLICATIONS, 2012, 64 (05) : 1301 - 1310
  • [27] ZMesh: An Energy-Efficient Network-on-Chip Topology for Constant-Geometry Algorithms
    Prasad, N.
    Chattopadhyay, Santanu
    Chakrabarti, Indrajit
    2015 IEEE INTERNATIONAL SYMPOSIUM ON NANOELECTRONIC AND INFORMATION SYSTEMS, 2015, : 146 - 151
  • [28] Energy-efficient Wireless Network-on-Chip Architecture with Log-Periodic On-Chip Antennas
    Shamim, Md Shahriar
    Mansoor, Naseef
    Ganguly, Amlan
    Samaiyar, Aman
    Deb, Sujay
    Ram, Shobha Sunndar
    GLSVLSI'14: PROCEEDINGS OF THE 2014 GREAT LAKES SYMPOSIUM ON VLSI, 2014, : 85 - 86
  • [29] High-Performance and Energy-Efficient Network-on-Chip Architectures for Graph Analytics
    Duraisamy, Karthi
    Lu, Hao
    Pande, Partha Pratim
    Kalyanaraman, Ananth
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2016, 15 (04)
  • [30] Systematic Exploration of Energy-Efficient Application-Specific Network-on-Chip Architectures
    Filippopoulos, Iasonas
    Anagnostopoulos, Iraklis
    Bartzas, Alexandros
    Soudris, Dimitrios
    Economakos, George
    IEEE ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2010), 2010, : 133 - 138
12345