OPT-GCN: A Unified and Scalable Chiplet-Based Accelerator for High-Performance and Energy-Efficient GCN Computation

被引:0
|
作者
Zhao, Yingnan [1 ]
Wang, Ke [2 ]
Louri, Ahmed [1 ]
机构
[1] George Washington Univ, Dept Elect & Comp Engn, Washington, DC 20052 USA
[2] Univ North Carolina Charlotte, Dept Elect & Comp Engn, Charlotte, NC 28223 USA
关键词
Engines; System-on-chip; Vectors; Inference algorithms; Computer architecture; Energy efficiency; Design automation; Chiplet-based design; graph convolutional network (GCN); hardware accelerator; hardware-algorithm co-design; GRAPH NEURAL-NETWORK; CLASSIFICATION;
D O I
10.1109/TCAD.2024.3401543
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
As the size of real-world graphs continues to grow at an exponential rate, performing the graph convolutional network (GCN) inference efficiently is becoming increasingly challenging. Prior works that employ a unified computing engine with a predefined computation order lack the necessary flexibility and scalability to handle diverse input graph datasets. In this article, we introduce OPT-GCN, a chiplet-based accelerator design that performs GCN inference efficiently while providing flexibility and scalability through an architecture-algorithm co-design. On the architecture side, the proposed design integrates a unified computing engine in each chiplet and an active interposer, both of which are adaptable to efficiently perform the GCN inference and facilitate data communication. On the algorithm side, we propose dynamic scheduling and mapping algorithms to optimize memory access and on-chip computations for diverse GCN applications. Experimental results show that the proposed design provides a memory access reduction by a factor of 11.3x, 3.4x, and 1.4x, and energy savings of 15.2x, 3.7x, and 1.6x on average compared to HyGCN, AWB-GCN, and GCNAX, respectively.
引用
收藏
页码:4827 / 4840
页数:14
相关论文
共 50 条
  • [41] Hybrid Nonvolatile Disk Cache for Energy-Efficient and High-Performance Systems
    Shi, Liang
    Li, Jianhua
    Xue, Chun Jason
    Zhou, Xuehai
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2013, 18 (01)
  • [42] Ameba: A High-performance and Energy-efficient Online Video Retrieval System
    Yang, Jin
    Pang, Jianmin
    Yu, Jintao
    Cao, Wei
    2015 1ST IEEE INTERNATIONAL CONFERENCE ON MULTIMEDIA BIG DATA (BIGMM), 2015, : 200 - 203
  • [43] Nanowire FET With Corner Spacer for High-Performance, Energy-Efficient Applications
    Sachid, Angada B.
    Lin, Hsiang-Yun
    Hu, Chenming
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2017, 64 (12) : 5181 - 5187
  • [44] High-performance energy-efficient D-flip-flop circuits
    Ko, UM
    Balsara, PT
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2000, 8 (01) : 94 - 98
  • [45] High-Performance Energy-Efficient NoC Fabrics: Evolution and Future Challenges
    Anders, Mark A.
    2014 EIGHTH IEEE/ACM INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP (NOCS), 2014, : I - I
  • [46] Parallelization strategies for high-performance and energy-efficient epidemic spread simulations
    Cagigas-Muniz, Daniel
    Diaz-del-Rio, Fernando
    Sevillano-Ramos, Jose Luis
    Guisado-Lizar, Jose-Luis
    SIMULATION MODELLING PRACTICE AND THEORY, 2025, 140
  • [47] Thread Batching for High-performance Energy-efficient GPU Memory Design
    Li, Bing
    Mao, Mengjie
    Liu, Xiaoxiao
    Liu, Tao
    Liu, Zihao
    Wen, Wujie
    Chen, Yiran
    Li, Hai
    ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2019, 15 (04)
  • [48] Energy-efficient Neural Network Accelerator Based on Outlier-aware Low-precision Computation
    Park, Eunhyeok
    Kim, Dongyoung
    Yoo, Sungjoo
    2018 ACM/IEEE 45TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), 2018, : 688 - 698
  • [49] High-performance memristor for energy-efficient artificial optoelectronic synapse based on BiVO 4 nanosheets
    Zhong, Yang
    Yin, Jinxiang
    Li, Mei
    He, Yanyan
    Lei, Peixian
    Zhong, Lun
    Liao, Kanghong
    Wu, Haijuan
    Wang, Zegao
    Jie, Wenjing
    JOURNAL OF ALLOYS AND COMPOUNDS, 2024, 991
  • [50] HyGain: High-performance, Energy-efficient Hybrid Gain Cell-based Cache Hierarchy
    Singh, Sarabjeet
    Surana, Neelam
    Prasad, Kailash
    Jain, Pranjali
    Mekie, Joycee
    Awasthi, Manu
    ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2023, 20 (02)