Quantitative Dynamic Evolution of Unoccupied States in Hydrogen Diffused InGaZnSnO TFT under Positive Bias Temperature Stress

被引:1
|
作者
Hong, Hyunmin [1 ]
Kim, Min Jung [1 ]
Yi, Dong-Joon [1 ]
Shin, Dong Yeob [1 ]
Moon, Yeon-Keon [2 ]
Son, Kyoung-Seok [2 ]
Lim, Jun Hyung [2 ]
Jeong, Kwang Sik [3 ]
Chung, Kwun-Bum [1 ]
机构
[1] Dongguk Univ, Div Phys & Semicond Sci, Seoul 04620, South Korea
[2] Samsung Display, Dept Display R&D Ctr, Yongin 17113, South Korea
[3] Yonsei Univ, Div AI Semicond, Wonju 26493, South Korea
基金
新加坡国家研究基金会;
关键词
quantitative analysis of defect; InGaZnO; thin-filmtransistor (TFT); hydrogen; positive bias temperaturestress (PBTS);
D O I
10.1021/acsaelm.4c01430
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Positive bias temperature stress (PBTS)-induced defects in self-aligned top-gate coplanar amorphous indium-gallium-zinc-tin oxide (a-IGZTO) thin-film transistors (TFTs) were quantitatively extracted as a function of hydrogen concentration. As the hydrogen concentration increased, the device properties and stability improved. As the stress time increased, the two decay constants that were extracted from the recovery of PBTS increased. Under PBTS, electrons were trapped in multiple defects simultaneously. Quantitative dynamic evolution of defect measurements showed that as the stress time increased, the activation energy and density of defects changed. As electrons moved to the dielectric, the density of shallow-level defects in the channel decreased, while the activation energy and density of deep-level defects increased. With a higher hydrogen concentration in the channel, the changes in defects were smaller. These findings indicate that hydrogen improves stability by passivating electron trap sites.
引用
收藏
页码:7584 / 7590
页数:7
相关论文
共 37 条
  • [21] Dynamic electromigration modeling for transient stress evolution and recovery under time-dependent current and temperature stressing
    Huang, Xin
    Sukharev, Valeriy
    Kim, Taeyoung
    Tan, Sheldon X. -D.
    INTEGRATION-THE VLSI JOURNAL, 2017, 58 : 518 - 527
  • [22] Abnormal Positive Shift of Threshold Voltage in Praseodymium-Doped InZnO-TFTs Under Negative Bias Illumination Temperature Stress
    Han, Yongqi
    Chen, Yankai
    Li, Min
    Xu, Hua
    Xu, Miao
    Wang, Lei
    Peng, Junbiao
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2024, 71 (03) : 1951 - 1956
  • [23] Temperature-Dependent Hydrogen Modulations of Ultra-Scaled a-IGZO Thin Film Transistor Under Gate Bias Stress
    Aslam, Muhammad
    Chang, Shu-Wei
    Chuang, Min-Hui
    Chen, Yi-Ho
    Lee, Yao-Jen
    Li, Yiming
    IEEE OPEN JOURNAL OF NANOTECHNOLOGY, 2024, 5 : 9 - 16
  • [24] Effects of change of oxygen vacancy on hysteresis voltage and stability under time-temperature dependence positive bias stress in amorphous SZTO transistors
    Murugan, Balaji
    Lee, Sang Yeol
    MICROELECTRONIC ENGINEERING, 2022, 253
  • [25] INTERFACE STATE GENERATION UNDER LONG-TERM POSITIVE-BIAS TEMPERATURE STRESS FOR A P+ POLY GATE MOS STRUCTURE
    HIRUTA, Y
    IWAI, H
    MATSUOKA, F
    HAMA, K
    MAEGUCHI, K
    KANZAKI, K
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1989, 36 (09) : 1732 - 1739
  • [26] Temperature-Dependent Gate Degradation of p-GaN Gate HEMTs under Static and Dynamic Positive Gate Stress
    He, Jiabei
    Wei, Jin
    Yang, Song
    Hua, Mengyuan
    Zhong, Kaikun
    Chen, Kevin J.
    2019 31ST INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES AND ICS (ISPSD), 2019, : 295 - 298
  • [27] Highly stable fluorine-passivated In-Ga-Zn-O thin-film transistors under positive gate bias and temperature stress
    Jiang, Jingxin
    Toda, Tatsuya
    Hung, Mai Phi
    Wang, Dapeng
    Furuta, Mamoru
    APPLIED PHYSICS EXPRESS, 2014, 7 (11) : 114103
  • [28] A Two-Stage Degradation Model of p-Channel Low-Temperature Poly-Si Thin-Film Transistors Under Positive Bias Temperature Stress
    Lu, Xiaowei
    Wang, Mingxiang
    Wong, Man
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (10) : 3501 - 3505
  • [29] Investigation of Microwave Assisted Annealing on AP-PECVD Fabricated In-Ga-Zn-O Thin Film Transistors under Positive Bias Temperature Stress
    Wu, Chien-Hung
    Huang, Bo-Wen
    Chang, Kow-Ming
    Cheng, Chia-Yao
    Chen, Hsin-Ying
    Lee, Yao-Jen
    Lin, Jian-Hong
    Hsu, Jui-Mei
    2016 IEEE 16TH INTERNATIONAL CONFERENCE ON NANOTECHNOLOGY (IEEE-NANO), 2016, : 176 - 179
  • [30] The electron trap parameter extraction-based investigation of the relationship between charge trapping and activation energy in IGZO TFTs under positive bias temperature stress
    Rhee, Jihyun
    Choi, Sungju
    Kang, Hara
    Kim, Jae-Young
    Ko, Daehyun
    Ahn, Geumho
    Jung, Haesun
    Choi, Sung-Jin
    Kim, Dong Myong
    Kim, Dae Hwan
    SOLID-STATE ELECTRONICS, 2018, 140 : 90 - 95