32-Bit ALU with Clockless Gates for RSFQ Bit-Parallel Processor

被引：0
|
作者：
Kawaguchi T. [1 ]
Takagi N. [1 ]
机构：
[1] Graduate School of Informatics, Kyoto University, Kyoto-shi
来源：
IEICE Transactions on Electronics | 2022年 / 105卷 / 06期
基金：
日本学术振兴会;
关键词：
ALU; bit-parallel processor; clockless gate; SFQ digital circuit; wide datapath circuit;
D O I：
10.1587/TRANSELE.2021SEP0005
中图分类号：
学科分类号：
摘要：
A 32-bit arithmetic logic unit (ALU) is designed for a rapid single flux quantum (RSFQ) bit-parallel processor. In the ALU, clocked gates are partially replaced by clockless gates. This reduces the number of D flip flops (DFFs) required for path balancing. The number of clocked gates, including DFFs, is reduced by approximately 40 %, and size of the clock distribution network is reduced. The number of pipeline stages becomes modest. The layout design of the ALU and simulation results show the effectiveness of using clockless gates in wide datapath circuits. Copyright © 2022 The Institute of Electronics, Information and Communication Engineers
引用
收藏
页码：245 / 250
页数：5
相关论文
共 50 条
  • [21] Design, Implementation and Verification of 32-Bit ALU with VIO
    Devi, Dharmavaram Asha
    Sugun, Sai L.
    PROCEEDINGS OF THE 2ND INTERNATIONAL CONFERENCE ON INVENTIVE SYSTEMS AND CONTROL (ICISC 2018), 2018, : 495 - 499
  • [22] A 32-BIT VLSI DIGITAL SIGNAL PROCESSOR
    HAYS, WP
    KERSHAW, RN
    BAYS, LE
    BODDIE, JR
    FIELDS, EM
    FREYMAN, RL
    GAREN, CJ
    HARTUNG, J
    KLINKOWSKI, JJ
    MILLER, CR
    MONDAL, K
    MOSCOVITZ, HS
    ROTBLUM, Y
    STOCKER, WA
    TOW, J
    TRAN, LV
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1985, 20 (05) : 998 - 1004
  • [23] Design of 32-bit controller processor by FPGA
    Wang, David Mu Shan
    Sone, Mototaka
    Akima, Yoshinao
    WMSCI 2005: 9th World Multi-Conference on Systemics, Cybernetics and Informatics, Vol 4, 2005, : 120 - 124
  • [24] Design of 32-bit Processor for Embedded Systems
    Oh, Hyun Woo
    Cho, Kwon Neung
    Lee, Seung Eun
    2020 17TH INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC 2020), 2020, : 306 - 307
  • [25] A 32-bit logarithmic number system processor
    Huang, SC
    Chen, LG
    Chen, TH
    JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 1996, 14 (03): : 311 - 319
  • [26] 32-BIT EMULATORS STRUGGLE WITH PROCESSOR COMPLEXITIES
    CHILD, J
    COMPUTER DESIGN, 1991, 30 (08): : 123 - 127
  • [27] A COMBINATIONAL WORD-PARALLEL AND BIT-PARALLEL ASSOCIATIVE PROCESSOR
    LO, HY
    HSU, F
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1987, 62 (04) : 589 - 598
  • [28] BIT-PARALLEL ARITHMETIC IN A MASSIVELY-PARALLEL ASSOCIATIVE PROCESSOR
    SCHERSON, ID
    KRAMER, DA
    ALLEYNE, BD
    IEEE TRANSACTIONS ON COMPUTERS, 1992, 41 (10) : 1201 - 1210
  • [29] DSP processor combines with 32-bit CPU on a chip
    Myrvaagnes, R
    ELECTRONIC PRODUCTS MAGAZINE, 1996, 39 (07): : 22 - 22
  • [30] A 32-bit RISC processor with concurrent error detection
    Maamar, A
    Russell, G
    24TH EUROMICRO CONFERENCE - PROCEEDING, VOLS 1 AND 2, 1998, : 461 - 467
12345