Hardware-software partitioning based on system performance constrained

被引：0
|
作者：
Peng, Yipin [1 ]
Ling, Ming [1 ]
Yang, Jun [1 ]
机构：
[1] Natl. ASIC Syst. Eng. Res. Ctr., Southeast Univ., Nanjing 210096, China
来源：
Dongnan Daxue Xuebao (Ziran Kexue Ban)/Journal of Southeast University (Natural Science Edition) | 2004年 / 34卷 / 06期
关键词：
Data flow analysis - Hardware - Modification - Scheduling - Simulated annealing;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
This paper presents a method based on fixed granular to solve system performance constraint and minimize hardware cost. This method is based on modified simulated annealing algorithm to analyze the data flow graph (DFG). Task scheduling algorithm is modified to evaluate system performance, and system performance constraint checking could be fulfilled by final implementation. The experimental results show that the method can get optimal solution with small hardware cost to fulfill system performance constraint.
引用
收藏
页码：828 / 832
相关论文
共 50 条
  • [21] Partitioning and pipelining for performance-constrained hardware/software systems
    Bakshi, S
    Gajski, DD
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1999, 7 (04) : 419 - 432
  • [22] Hardware-software partitioning for the design of system on chip by neural network optimization method
    Pan, Zhongliang
    Li, Wei
    Shao, Qingyi
    Chen, Ling
    SEVENTH INTERNATIONAL SYMPOSIUM ON PRECISION ENGINEERING MEASUREMENTS AND INSTRUMENTATION, 2011, 8321
  • [23] HARDWARE-SOFTWARE PARTITIONING FOR EMBEDDED MULTIPROCESSOR FPGA SYSTEMS
    Lee, Trong-Yen
    Fan, Yang-Hsin
    Cheng, Yu-Min
    Tsai, Chia-Chun
    INTERNATIONAL JOURNAL OF INNOVATIVE COMPUTING INFORMATION AND CONTROL, 2009, 5 (10A): : 3071 - 3083
  • [24] Heterogeneous Hardware-Software System partitioning using Extended Directed Acyclic Graph
    Jin, M
    Khan, GN
    PARALLEL AND DISTRIBUTED COMPUTING SYSTEMS, PROCEEDINGS, 2003, : 181 - 186
  • [25] Efficient hardware-software partitioning for a digital dental X-ray system
    Kim, JD
    Lee, YU
    Kim, S
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2003, E86A (04) : 859 - 865
  • [26] Hardware-software partitioning and pipelined scheduling of transformative applications
    Chatha, KS
    Vemuri, R
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2002, 10 (03) : 193 - 208
  • [27] Hardware-software partitioning for embedded multiprocessor FPGA systems
    Lee, Trong-Yen
    Fan, Yang-Hsin
    Cheng, Yu-Min
    Tsai, Chia-Chun
    International Journal of Innovative Computing, Information and Control, 2009, 5 (10): : 3071 - 3083
  • [28] On the hardware-software partitioning: The Classic General Model (CGM)
    JavanHemmat, Hani
    Goudarzi, Maziar
    Hessabi, Shaahin
    2006 CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1-5, 2006, : 2243 - +
  • [29] An Iterative Technique for Runtime Efficient Hardware-Software Partitioning
    Wijesundera, Deshya
    Liyanage, Kisaru
    Prakash, Alok
    Srikanthan, Thambipillai
    Perera, Thilina
    2019 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (ICFPT 2019), 2019, : 403 - 406
  • [30] A tool for partitioning and pipelined scheduling of hardware-software systems
    Chatha, KS
    Vemuri, R
    11TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS - PROCEEDINGS, 1998, : 145 - 151
12345