Grasping the impact of on-chip inductance

被引：0

作者：

Massoud, Yehia ^{[1
]}

Ismail, Yehea ^{[1
]}

机构：

[1] Northwestern University, United States

来源：

IEEE Circuits and Devices Magazine | 2001年 / 17卷 / 04期

关键词：

Computer simulation - Finite difference method - Finite element method - Integral equations - Interconnection networks - Maxwell equations - Performance - VLSI circuits;

D O I：

10.1109/101.950046

中图分类号：

学科分类号：

摘要：

The rapid advancements in process technology and heightening market pressures for functional integration are resulting in large VLSI chips operating at steadily increasing frequencies. Understanding the effects of on-chip inductance in high-speed integrated circuits will be crucial to high-performance design. This paper briefly discusses the importance, physical nature, effects, and extraction issues of on-chip inductance.

引用

页码：14 / 21

共 50 条

[31] On the magnetic field extraction for on-chip inductance calculation
Nentchev, A.
Selberherr, S.
SISPAD 2007: SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES 2007, 2007, : 349 - 352
[32] On-chip inductance in X architecture enabled design
Shah, Santosh
Sinha, Arani
Song, Li
Arora, Narain D.
ISQED 2007: PROCEEDINGS OF THE EIGHTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2007, : 452 - +
[33] Novel layout technique for on-chip inductance minimization
Dao, V. T. S.
Etoh, T. G.
Tanaka, M.
Akino, T.
MICROELECTRONICS INTERNATIONAL, 2009, 26 (03) : 3 - 8
[34] Performance criteria for evaluating the importance of on-chip inductance
Ismail, YI
Friedman, EG
Neves, JL
ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : A244 - A247
[35] Circuit-aware on-chip inductance extraction
Hu, HT
Sapatnekar, SS
PROCEEDINGS OF THE IEEE 2001 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2001, : 245 - 248
[36] Impact of on-chip inductance on power distribution network design for nanometer scale integrated circuits
Srivastava, N
Qi, XN
Banerjee, K
6TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, 2005, : 346 - 351
[37] Importance of on-chip inductance in designing RLC VLSI interconnects
Awwad, FR
Lammoshi, T
Nekili, M
ICM 2002: 14TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2002, : 177 - 180
[38] A realizable driving point model for on-chip interconnect with inductance
Kashyap, CV
Krauter, BL
37TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2000, 2000, : 190 - 195
[39] A precorrected-FIFT method for simulating on-chip inductance
Hu, HT
Blaauw, DT
Zolotov, V
Gala, K
Zhao, M
Panda, R
Sapatnekar, SS
IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, 2002, : 221 - 227
[40] Three-Dimensional On-chip Inductance and Resistance Extraction
Nentchev, Alexandre
Selberherr, Siegfried
SBCCI2007: 20TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, 2007, : 218 - 223

← 1 2 3 4 5 →