An automatic formal model generation and verification method for railway interlocking systems

被引：1
|
作者：
Oz, Muhammed Ali [1 ]
Kaymakci, Ozgur Turay [1 ]
机构：
[1] Department of Control and Automation Engineering, Faculty of Electrical and Electronics Engineering, Yildiz Technical University, Esenler, Istanbul, Turkey
来源：
Gazi University Journal of Science | 2017年 / 30卷 / 02期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
Formal verification
引用
收藏
页码：133 / 147
相关论文
共 50 条
  • [41] Towards automatic generation of formal specifications for CML consistency verification
    Sharbaf, Mohammadreza
    Zamani, Bahman
    Ladani, Behrouz Tork
    2015 2ND INTERNATIONAL CONFERENCE ON KNOWLEDGE-BASED ENGINEERING AND INNOVATION (KBEI), 2015, : 860 - 865
  • [42] Research on formal models of railway signal interlocking logics
    Chen, Bang-Xing
    Wu, Fang-Mei
    Tiedao Xuebao/Journal of the China Railway Society, 2002, 24 (06):
  • [43] RAILWAY INTERLOCKING PROCESS - BUILDING A BASE FOR FORMAL METHODS
    Mocki, Jacek
    Vlacic, Ljubo
    2013 IEEE INTERNATIONAL CONFERENCE ON INTELLIGENT RAIL TRANSPORTATION (ICIRT), 2013, : 147 - 154
  • [44] Automatic Verification of Acquisti Voting Protocol in Formal Model
    Meng, Bo
    Huang, Wei
    Wang, Dejun
    THIRD INTERNATIONAL SYMPOSIUM ON COMPUTER SCIENCE AND COMPUTATIONAL TECHNOLOGY (ISCSCT 2010), 2010, : 148 - 150
  • [45] A component-based topology model for railway interlocking systems
    Chen Xiangxian
    He Yulin
    Huang Hai
    MATHEMATICS AND COMPUTERS IN SIMULATION, 2011, 81 (09) : 1892 - 1900
  • [46] An applicable topology-independent model for railway interlocking systems
    Roanes-Lozano, E
    Laita, LM
    MATHEMATICS AND COMPUTERS IN SIMULATION, 1998, 45 (1-2) : 175 - 183
  • [47] Decomposing the Verification of Interlocking Systems
    Haxthausen, Anne E.
    Fantechi, Alessandro
    Gori, Gloria
    Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics), 2023, 14165 LNCS : 96 - 113
  • [48] Arm algorithmic approach to the verification of a railway interlocking table
    Hachiga, A
    COMPUTERS IN RAILWAYS V, VOL 1: RAILWAY SYSTEMS AND MANAGEMENT, 1996, : 91 - 100
  • [49] Static Verification of Railway Schema and Interlocking Design Data
    Iliasov, Alexei
    Stankaitis, Paulius
    Adjepon-Yamoah, David
    RELIABILITY, SAFETY, AND SECURITY OF RAILWAY SYSTEMS: MODELLING, ANALYSIS, VERIFICATION, AND CERTIFICATION, RSSRAIL 2016, 2016, 9707 : 123 - 133
  • [50] Automatic formal model generation and analysis of SDL
    Aalto, A
    Husberg, N
    Varpaaniemi, K
    SDL 2003: SYSTEM DESIGN, PROCEEDINGS, 2003, 2708 : 285 - 299
12345