New approach to test generation for combinational circuits

被引：0
|
作者：
Zhao, Chun-Hui [1 ]
Hou, Yan-Li [1 ]
Hu, Jia-Wei [1 ]
Lan, Hai-Yan [1 ]
机构：
[1] School of Information and Communication Engineering, Harbin Engineering University, Harbin 150001, China
来源：
Journal of Harbin Institute of Technology (New Series) | 2009年 / 16卷 / 01期
关键词：
Compendex;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
Particle swarm optimization (PSO)
引用
收藏
页码：61 / 65
相关论文
共 50 条
  • [41] Fourier Analysis-based Automatic Test Pattern Generation for Combinational Circuits
    Ayav, Tolga
    2015 23RD SIGNAL PROCESSING AND COMMUNICATIONS APPLICATIONS CONFERENCE (SIU), 2015, : 128 - 131
  • [42] TEST POINT PLACEMENT FOR COMBINATIONAL CIRCUITS
    AZEMA, P
    LOZES, A
    DIAZ, M
    DIGITAL PROCESSES, 1977, 3 (03): : 227 - 235
  • [43] 9-V ALGORITHM FOR TEST PATTERN GENERATION OF COMBINATIONAL DIGITAL CIRCUITS
    CHA, CW
    DONATH, WE
    OZGUNER, F
    IEEE TRANSACTIONS ON COMPUTERS, 1978, 27 (03) : 193 - 200
  • [44] Test Pattern Generation to Detect Multiple Faults in ROBDD based Combinational Circuits
    Shah, Toral
    Matrosova, Anzhela
    Singh, Virendra
    2017 IEEE 23RD INTERNATIONAL SYMPOSIUM ON ON-LINE TESTING AND ROBUST SYSTEM DESIGN (IOLTS), 2017, : 211 - 212
  • [45] Combinational test generation for acyclic sequential circuits using a balanced ATPG model
    Kim, YC
    Agrawal, VD
    Saluja, KK
    VLSI DESIGN 2001: FOURTEENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, 2001, : 143 - 148
  • [46] FAST TEST-GENERATION FOR M-LOGIC COMBINATIONAL-CIRCUITS
    TABAKOW, IG
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1989, 66 (01) : 57 - 62
  • [47] Verifying the equivalence of combinational circuits by test pattern generation based on structure features
    Pan, Zhongliang
    Chen, Ling
    INFORMATION TECHNOLOGY AND INDUSTRIAL ENGINEERING, VOLS 1 & 2, 2014, : 1289 - 1297
  • [48] Test generation and site of fault for combinational circuits using logic Petri nets
    Jui-I Tsai
    Ching-Cheng Teng
    Ching-Hung Lee
    2006 IEEE INTERNATIONAL CONFERENCE ON SYSTEMS, MAN, AND CYBERNETICS, VOLS 1-6, PROCEEDINGS, 2006, : 91 - +
  • [49] Combinational circuits test generation using quantum-inspired evolutionary algorithm
    Peng, XY
    Zhao, ZY
    Peng, Y
    ICEMI 2005: CONFERENCE PROCEEDINGS OF THE SEVENTH INTERNATIONAL CONFERENCE ON ELECTRONIC MEASUREMENT & INSTRUMENTS, VOL 3, 2005, : 754 - 757
  • [50] FAST TEST-GENERATION AND PARTIAL TESTING FOR COMBINATIONAL LOGIC-CIRCUITS
    LIU, J
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1987, 62 (05) : 739 - 746
12345