Effective algorithm of parallel twiddle factor generation for programmable FFT processing and its implementation

被引:0
|
作者
Liu, Hong-Xia [1 ]
Yang, Liang [1 ]
Huang, Jin [1 ]
Huang, Shi-Tan [1 ]
机构
[1] Xi'an Microelectronics Technology Institute, Xi'an 710075, China
关键词
Address generators - Effective algorithms - FFT processors - Generating unit - Mixed radixes - Multi-bank memory - Storage and access - Twiddle factor;
D O I
暂无
中图分类号
学科分类号
摘要
引用
收藏
页码:541 / 546
相关论文
共 50 条
  • [21] Dynamic Range Input FFT Algorithm for Signal Processing in Parallel Processor Architecture
    Rahman, Md Mashiur
    Pyaram, Yadagiri
    Reza, S. M. Mohsin
    Reza, S. M. Khaled
    WORLD CONGRESS ON ENGINEERING AND COMPUTER SCIENCE, WCECS 2011, VOL I, 2011, : 530 - 535
  • [22] An Implementation of a Real-Time and Parallel Processing ECG Features Extraction Algorithm in a Field Programmable Gate Array (FPGA)
    Hu, Weichih
    Lin, Chun Cheng
    Shyu, Liang Yu
    2011 COMPUTING IN CARDIOLOGY, 2011, 38 : 801 - 804
  • [23] Parallel Implementation of Morphological Image Processing Algorithm for GPGPU
    Ismail, Muhammad Ali
    Shamim, Kamran
    PROCEEDINGS OF THE 2015 INTERNATIONAL CONFERENCE ON RECENT ADVANCES IN COMPUTER SYSTEMS, 2016, 38 : 130 - 134
  • [24] An effective scheduling algorithm for parallel transaction processing systems
    Li, J
    Wang, JH
    Kameda, H
    Li, KQ
    PROCEEDINGS OF THE IEEE 1997 AEROSPACE AND ELECTRONICS CONFERENCE - NAECON 1997, VOLS 1 AND 2, 1997, : 181 - 188
  • [25] A sorted Jacobi algorithm and its parallel implementation
    Xu, De-Chen
    Liu, Zhi-Wen
    Xu, You-Gen
    Cao, Jin-Liang
    Beijing Ligong Daxue Xuebao/Transaction of Beijing Institute of Technology, 2010, 30 (12): : 1470 - 1474
  • [26] Parallel algorithm for image rendering and its implementation
    Sanna, A
    Montuschi, P
    Montrucchio, B
    ELECTRONICS LETTERS, 1996, 32 (14) : 1275 - 1277
  • [27] An OpenMP implementation of parallel FFT and its performance on IA-64 processors
    Takahashi, D
    Sato, M
    Boku, T
    OPENMP SHARED MEMORY PARALLEL PROGRAMMING, 2003, 2716 : 99 - 108
  • [28] An efficient implementation of Bailey and Borwein's algorithm for parallel random number generation on graphics processing units
    Beliakov, Gleb
    Johnstone, Michael
    Creighton, Doug
    Wilkin, Tim
    COMPUTING, 2013, 95 (04) : 309 - 326
  • [29] Parallel and Pipelined VLSI Implementation of the New Radix-2 DIT FFT Algorithm
    Keerthan, Harsha
    Qadeer, Shaik
    Azeemuddin, Syed
    Khan, Zafar
    2018 IEEE 4TH INTERNATIONAL SYMPOSIUM ON SMART ELECTRONIC SYSTEMS (ISES 2018), 2018, : 21 - 26
  • [30] An efficient implementation of Bailey and Borwein’s algorithm for parallel random number generation on graphics processing units
    Gleb Beliakov
    Michael Johnstone
    Doug Creighton
    Tim Wilkin
    Computing, 2013, 95 : 309 - 326