ReHarvest: An ADC Resource-Harvesting Crossbar Architecture for ReRAM-Based DNN Accelerators

被引：1
|
作者：
Xu, Jiahong [1 ]
Li, Haikun [1 ]
Duan, Zhuohui [1 ]
Liao, Xiaofei [1 ]
Jin, Hai [1 ]
Yang, Xiaokang [1 ]
Li, Huize [1 ]
Liu, Cong [1 ]
Mao, Fubing [1 ]
Zhang, Yu [1 ]
机构：
[1] Huazhong Univ Sci & Technol, Serv Comp Technol & Syst Lab, Natl Engn Res Ctr Big Data Technol & Syst, Sch Comp Sci & Technol,Cluster & Grid Comp Lab, Wuhan, Peoples R China
来源：
ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION | 2024年 / 21卷 / 03期
基金：
中国国家自然科学基金;
关键词：
DESIGN;
D O I：
10.1145/3659208
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页数：26
相关论文
共 50 条
  • [41] ReRAM-based Processing-in-Memory Architecture for Blockchain Platforms
    Wang, Fang
    Shen, Zhaoyan
    Han, Lei
    Shao, Zili
    24TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2019), 2019, : 615 - 620
  • [42] FARe: Fault-Aware GNN Training on ReRAM-based PIM Accelerators
    Dhingra, Pratyush
    Ogbogu, Chukwufumnanya
    Joardar, Biresh Kumar
    Doppa, Janardhan Rao
    Kalyanaraman, Ananth
    Pande, Partha Pratim
    2024 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, DATE, 2024,
  • [43] A Practical Highly Paralleled ReRAM-Based DNN Accelerator by Reusing Weight Pattern Repetitions
    Zhang, Yuhao
    Jia, Zhiping
    Du, Hongchao
    Xue, Runzhen
    Shen, Zhaoyan
    Shao, Zili
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2022, 41 (04) : 922 - 935
  • [44] An Empirical Fault Vulnerability Exploration of ReRAM-Based Process-in-Memory CNN Accelerators
    Dorostkar, Aniseh
    Farbeh, Hamed
    Zarandi, Hamid R.
    IEEE TRANSACTIONS ON RELIABILITY, 2024, : 1 - 15
  • [45] An efficient highly parallelized ReRAM-based architecture for motion estimation of HEVC
    Zhang, Yuhao
    Liu, Bing
    Jia, Zhiping
    Chen, Renhai
    Shen, Zhaoyan
    JOURNAL OF SYSTEMS ARCHITECTURE, 2021, 117
  • [46] RETRANSFORMER: ReRAM-based Processing-in-Memory Architecture for Transformer Acceleration
    Yang, Xiaoxuan
    Yan, Bonan
    Li, Hai
    Chen, Yiran
    2020 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED-DESIGN (ICCAD), 2020,
  • [47] A Novel ReRAM-based Processing-in-Memory Architecture for Graph Computing
    Han, Lei
    Shen, Zhaoyan
    Shao, Zili
    Huang, H. Howie
    Li, Tao
    2017 IEEE 6TH NON-VOLATILE MEMORY SYSTEMS AND APPLICATIONS SYMPOSIUM (NVMSA 2017), 2017,
  • [48] Leader: Accelerating ReRAM-based Main Memory by Leveraging Access Latency Discrepancy in Crossbar Arrays
    Zhang, Hang
    Xiao, Nong
    Liu, Fang
    Chen, Zhiguang
    PROCEEDINGS OF THE 2016 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2016, : 756 - 761
  • [49] A Framework for Accelerating Transformer-Based Language Model on ReRAM-Based Architecture
    Kang, Myeonggu
    Shin, Hyein
    Kim, Lee-Sup
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2022, 41 (09) : 3026 - 3039
  • [50] An efficient highly parallelized ReRAM-based architecture for motion estimation of HEVC
    Zhang, Yuhao
    Liu, Bing
    Jia, Zhiping
    Chen, Renhai
    Shen, Zhaoyan
    JOURNAL OF SYSTEMS ARCHITECTURE, 2021, 117
12345