Energy-Efficient Bit-Sparse Accelerator Design for Convolutional Neural Network

被引:0
|
作者
Xiao, Hang [1 ,2 ]
Xu, Haobo [1 ,2 ]
Wang, Ying [2 ,3 ]
Li, Jiajun [1 ,2 ]
Wang, Yujie [1 ,2 ]
Han, Yinhe [1 ,2 ]
机构
[1] Research Center for Intelligent Computing Systems, Institute of Computing Technology, Chinese Academy of Sciences, Beijing,100190, China
[2] School of Computer Science and Technology, University of Chinese Academy of Sciences, Beijing,100049, China
[3] State Key Laboratory of Computer Architecture, Institute of Computing Technology, Chinese Academy of Sciences, Beijing,100190, China
关键词
D O I
10.3724/SP.J.1089.2023.19478
中图分类号
学科分类号
摘要
29
引用
收藏
页码:1122 / 1131
相关论文
共 50 条
  • [31] An Energy-Efficient Systolic Pipeline Architecture for Binary Convolutional Neural Network
    Liu, Baicheng
    Chen, Song
    Kang, Yi
    Wu, Feng
    2019 IEEE 13TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2019,
  • [32] An Energy-Efficient FPGA-based Convolutional Neural Network Implementation
    Irmak, Hasan
    Alachiotis, Nikolaos
    Ziener, Daniel
    29TH IEEE CONFERENCE ON SIGNAL PROCESSING AND COMMUNICATIONS APPLICATIONS (SIU 2021), 2021,
  • [33] Design of a Safe Convolutional Neural Network Accelerator
    Xu, Zheng
    Abraham, Jacob
    2019 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2019), 2019, : 248 - 253
  • [34] PredictiveNet: An Energy-efficient Convolutional Neural Network via Zero Prediction
    Lin, Yingyan
    Sakr, Charbel
    Kim, Yongjune
    Shanbhag, Naresh
    2017 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2017, : 2034 - 2037
  • [35] Ascend: A Scalable and Energy-Efficient Deep Neural Network Accelerator With Photonic Interconnects
    Li, Yuan
    Wang, Ke
    Zheng, Hao
    Louri, Ahmed
    Karanth, Avinash
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2022, 69 (07) : 2730 - 2741
  • [36] SparseNN: An Energy-Efficient Neural Network Accelerator Exploiting Input and Output Sparsity
    Zhu, Jingyang
    Jiang, Jingbo
    Chen, Xizi
    Tsui, Chi-Ying
    PROCEEDINGS OF THE 2018 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2018, : 241 - 244
  • [37] AN ENERGY-AWARE BIT-SERIAL STREAMING DEEP CONVOLUTIONAL NEURAL NETWORK ACCELERATOR
    Hsu, Lien-Chih
    Chiu, Ching-Te
    Lin, Kuan-Ting
    2019 IEEE INTERNATIONAL CONFERENCE ON IMAGE PROCESSING (ICIP), 2019, : 4609 - 4613
  • [38] An Energy-Efficient Accelerator for Hybrid Bit-width DNNs
    Liu, Bo
    Ruan, Xing
    Xia, Mengwen
    Gong, Yu
    Yang, Jinjiang
    Ge, Wei
    Yang, Jun
    2017 IEEE SYMPOSIUM SERIES ON COMPUTATIONAL INTELLIGENCE (SSCI), 2017, : 3306 - 3313
  • [39] BitBlade: Energy-Efficient Variable Bit-Precision Hardware Accelerator for Quantized Neural Networks
    Ryu, Sungju
    Kim, Hyungjun
    Yi, Wooseok
    Kim, Eunhwan
    Kim, Yulhwa
    Kim, Taesu
    Kim, Jae-Joon
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2022, 57 (06) : 1924 - 1935
  • [40] An Energy-Efficient Neural Network Accelerator With Improved Resilience Against Fault Attacks
    Maji, Saurav
    Lee, Kyungmi
    Gongye, Cheng
    Fei, Yunsi
    Chandrakasan, Anantha P.
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2024, 59 (09) : 3106 - 3116