Eliminate deep-submicron noise

被引：0
|
作者：
机构：
来源：
| 2000年 / Cahners Bus Inf, Highlands Ranch, CO, USA卷 / 45期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [41] Electromigration: The time bomb in deep-submicron ICs
    Li, PC
    Young, TK
    IEEE SPECTRUM, 1996, 33 (09) : 75 - 78
  • [42] Scaling effects on deep-submicron vertical MOSFETs
    Ahmadi, A
    Rowlands, DD
    Alam, K
    MICROELECTRONICS: DESIGN, TECHNOLOGY, AND PACKAGING II, 2006, 6035
  • [43] Reliability improvement in deep-submicron nMOSFETs by deuterium
    Watanabe, S
    Tamura, Y
    FUJITSU SCIENTIFIC & TECHNICAL JOURNAL, 2003, 39 (01): : 84 - 93
  • [44] Tools target deep-submicron interconnect delay
    不详
    IEEE DESIGN & TEST OF COMPUTERS, 2000, 17 (02): : 8 - 9
  • [45] Fault clustering in deep-submicron CMOS processes
    Schat, Jan
    2008 DESIGN, AUTOMATION AND TEST IN EUROPE, VOLS 1-3, 2008, : 1360 - 1363
  • [46] CONVERGENT LAYOUT OPTIMIZATION FOR DEEP-SUBMICRON DESIGNS
    STEPTOE, K
    ELECTRONIC ENGINEERING, 1995, 67 (821): : S41 - &
  • [47] Micromagnetics simulation of deep-submicron supermalloy disks
    Dao, N
    Whittenburg, SL
    Cowburn, RP
    JOURNAL OF APPLIED PHYSICS, 2001, 90 (10) : 5235 - 5237
  • [48] Gate engineering for deep-submicron CMOS transistors
    Yu, B
    Ju, DH
    Lee, WC
    Kepler, N
    King, TJ
    Hu, CM
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1998, 45 (06) : 1253 - 1262
  • [49] Interconnect strategy in deep-submicron DRAM technology
    Wee, JK
    Kim, SH
    Park, YJ
    Kim, SJ
    Chung, JY
    PROCEEDINGS OF THE SECOND IEEE ASIA PACIFIC CONFERENCE ON ASICS, 2000, : 345 - 348
  • [50] IC VERIFICATION TARGETS DEEP-SUBMICRON ICS
    MALINIAK, L
    ELECTRONIC DESIGN, 1995, 43 (04) : 154 - 156
12345