Flip-flop design provides frame sync for received satellite telemetry

被引：0
|
作者：
Kumar, Nithin [1 ]
Chirag, R. [1 ]
Rao, Sambasiva [1 ]
机构：
[1] PES Institute of Technology, Bangalore, India
来源：
Electronic Design | 2017年 / 65卷 / 07期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
4
引用
收藏
页码：38 / 39
相关论文
共 50 条
  • [41] DESIGN FORMULAS FOR FLIP-FLOP USING TRANSISTORS WITH DIFFERENT TYPES OF CONDUCTIVITY
    PERLOV, BV
    KARAYERO.YK
    TELECOMMUNICATIONS AND RADIO ENGINEER-USSR, 1968, (03): : 109 - &
  • [42] A novel low power flip-flop design using footless scheme
    Jin-Fa Lin
    Ming-Yan Tsai
    Ching-Sheng Chang
    Yu-Ming Tsai
    Analog Integrated Circuits and Signal Processing, 2018, 97 : 365 - 370
  • [43] A Robust Pulsed Flip-flop and its use in Enhanced Scan Design
    Kumar, Rajesh
    Bollapalli, Kalyana C.
    Garg, Rajesh
    Soni, Tarun
    Khatri, Sunil P.
    2009 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2009, : 97 - +
  • [44] Flip-flop State Driven Clock Gating: Concept, Design, and Methodology
    Hyun, Gyounghwan
    Kim, Taewhan
    2019 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2019,
  • [45] Improved sense-amplifier-based flip-flop: Design and measurements
    Nikolic, B
    Oklobdzija, VG
    Stojanovic, V
    Jia, WY
    Chiu, JKS
    Leung, MMT
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (06) : 876 - 884
  • [46] Design, Analysis and Development of Mobile Robot with Flip-Flop Motion Ability
    Sucuoglu, H. Saygin
    Bogrekci, Ismail
    Gultekin, Asli
    Demircioglu, Pinar
    IFAC PAPERSONLINE, 2018, 51 (30): : 436 - 440
  • [47] AUGMENTED REALITY INTERACTION TECHNIQUES Design and Evaluation of the Flip-Flop Menu
    Naud, Mickael
    Richard, Paul
    Ferrier, Jean-Louis
    GRAPP 2009: PROCEEDINGS OF THE FOURTH INTERNATIONAL CONFERENCE ON COMPUTER GRAPHICS THEORY AND APPLICATIONS, 2009, : 345 - +
  • [48] An Adaptive Single Event Upset (SFU)-Hardened Flip-Flop Design
    Zhang, Man
    Guo, ZhongJie
    Xu, WanCheng
    2019 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2019,
  • [49] Design & Implementation of High Speed Low Power Scan Flip-Flop
    Janwadkar, Sudhanshu
    Kolte, Mahesh T.
    2016 IEEE INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRONICS, INFORMATION & COMMUNICATION TECHNOLOGY (RTEICT), 2016, : 2010 - 2014
  • [50] SEU Hardened D Flip-Flop Design with Low Area Overhead
    Yin, Chenyu
    Zhou, Yulun
    Liu, Hongxia
    Xiang, Qi
    MICROMACHINES, 2023, 14 (10)
12345