Latest advances and roadmap for in-plane and perpendicular STT-RAM

被引：0
|
作者：
Driskill-Smith A. [1 ]
Apalkov D. [1 ]
Nikitin V. [1 ]
Tang X. [1 ]
Watts S. [1 ]
Lottis D. [1 ]
Moon K. [1 ]
Khvalkovskiy A. [1 ]
Kawakami R. [1 ]
Luo X. [1 ]
Ong A. [1 ]
Chen E. [1 ]
Krounbi M. [1 ]
机构：
[1] Grandis, Inc., Milpitas, CA 95035
来源：
2011 3rd IEEE International Memory Workshop, IMW 2011 | 2011年
关键词：
D O I：
10.1109/IMW.2011.5873205
中图分类号：
学科分类号：
摘要：
[No abstract available]
引用
收藏
相关论文
共 50 条
  • [21] Promoting MLC STT-RAM For the Future Persistent Memory System
    Chen, Xunchao
    Wang, Jun
    Zhou, Jian
    2017 IEEE 15TH INTL CONF ON DEPENDABLE, AUTONOMIC AND SECURE COMPUTING, 15TH INTL CONF ON PERVASIVE INTELLIGENCE AND COMPUTING, 3RD INTL CONF ON BIG DATA INTELLIGENCE AND COMPUTING AND CYBER SCIENCE AND TECHNOLOGY CONGRESS(DASC/PICOM/DATACOM/CYBERSCI, 2017, : 1180 - 1185
  • [22] Analysis of Read Functioning in STT-RAM Using Adiabatic Technique
    Monicacellus, R.
    Gomathi, P. S.
    Saravanan, S.
    2016 Second International Conference on Science Technology Engineering and Management (ICONSTEM), 2016, : 319 - 325
  • [23] Cache Coherence Enabled Adaptive Refresh for Volatile STT-RAM
    Li, Jianhua
    Shi, Liang
    Li, Qing'an
    Xue, Chun Jason
    Chen, Yiran
    Xu, Yinlong
    DESIGN, AUTOMATION & TEST IN EUROPE, 2013, : 1247 - 1250
  • [24] STT-RAM Cell Optimization Considering MTJ and CMOS Variations
    Zhang, Yaojun
    Wang, Xiaobin
    Li, Hai
    Chen, Yiran
    IEEE TRANSACTIONS ON MAGNETICS, 2011, 47 (10) : 2962 - 2965
  • [25] Optoelectronic Readout of STT-RAM Based on Plasmon Drag Effect
    Sadri-Moshkenani, Parinaz
    Khan, Mohammad Wahiduzzaman
    Islam, Md Shafiqul
    Montoya, Eric Arturo
    Krivorotov, Ilya
    Boyraz, Ozdal
    IEEE JOURNAL OF QUANTUM ELECTRONICS, 2021, 57 (06)
  • [26] STT-RAM Designs Supporting Dual-port Accesses
    Bi, Xiuyuan
    Weldon, Mohamed Anis
    Li, Hai
    DESIGN, AUTOMATION & TEST IN EUROPE, 2013, : 853 - 858
  • [27] Asymmetry of MTJ Switching and Its Implication to STT-RAM Designs
    Zhang, Yaojun
    Wang, Xiaobin
    Li, Yong
    Jones, A. K.
    Chen, Yiran
    DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2012), 2012, : 1313 - 1318
  • [28] An Efficient STT-RAM Last Level Cache Architecture for GPUs
    Samavatian, Mohammad Hossein
    Abbasitabar, Hamed
    Arjomand, Mohammad
    Sarbazi-Azad, Hamid
    2014 51ST ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2014,
  • [29] SELF CONSISTENT PARAMETERIZED PHYSICAL MTJ COMPACT MODEL FOR STT-RAM
    Nigam, Anurag
    Munira, Kamaram
    Ghosh, Avik
    Wolf, Stu
    Chen, Eugene
    Stan, Mircea R.
    2010 INTERNATIONAL SEMICONDUCTOR CONFERENCE (CAS), VOLS 1 AND 2, 2010, : 423 - 426
  • [30] Latch Offset Cancellation Sense Amplifier for Deep Submicrometer STT-RAM
    Song, Byungkyu
    Na, Taehui
    Kim, Jisu
    Kim, Jung Pill
    Kang, Seung H.
    Jung, Seong-Ook
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2015, 62 (07) : 1776 - 1784
12345