Hardware-software co-simulation for SOC functional verification

被引：0
|
作者：
Yan, Ying-Jian [1 ,2 ]
Liu, Ming-Ye [1 ]
机构：
[1] School of Information Science and Technology, Beijing Institute of Technology, Beijing 100081, China
[2] School of Electronic Technology, PLA Information Engineering University, Zhengzhou 450004, China
来源：
Journal of Beijing Institute of Technology (English Edition) | 2005年 / 14卷 / 02期
关键词：
Bus interface model - Hardware simulator - Hardware-software co-simulation - Instruction set simulator (ISS) - Software simulator - System on chip (SOC) - Windows sockets;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：121 / 125
相关论文
共 50 条
  • [21] Software-oriented approach to hardware-software co-simulation for FPGA-based RISC extensible processor
    Tham, K. S.
    Maskell, D. L.
    2006 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2006, : 309 - 314
  • [22] Miami: A hardware software co-simulation environment
    Klein, R
    SEVENTH IEEE INTERNATIONAL WORKSHOP ON RAPID SYSTEM PROTOTYPING, PROCEEDINGS: SHORTENING THE PATH FROM SPECIFICATION TO PROTOTYPE, 1996, : 173 - 177
  • [23] Embedded software verification in hardware-software codesign
    Hsiung, PA
    JOURNAL OF SYSTEMS ARCHITECTURE, 2000, 46 (15) : 1435 - 1450
  • [24] Verification of embedded real-time systems using hardware/software co-simulation
    El Shobaki, M
    24TH EUROMICRO CONFERENCE - PROCEEDING, VOLS 1 AND 2, 1998, : 46 - 50
  • [25] Component-based hardware/software co-simulation
    Cheung, Ping Hang
    Hao, Kecheng
    Xie, Fei
    DSD 2007: 10TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN ARCHITECTURES, METHODS AND TOOLS, PROCEEDINGS, 2007, : 265 - +
  • [26] Hardware-Software Co-implementation of H.264 Decoder in SoC
    杨宇红
    张文军
    熊恋学
    饶振宁
    Journal of Shanghai Jiaotong University(Science), 2006, (03) : 335 - 339
  • [27] Hardware-software co-implementation of H.264 decoder in SoC
    Inst. of Image Communication and Information Processing, Shanghai Jiaotong Univ., Shanghai 200030, China
    J. Shanghai Jiaotong Univ. Sci., 2006, 3 (335-339):
  • [28] Live Demonstration : Hardware-Software Co-verification for Very Large Scale SoC Using Synopsys HAPS Platform
    Sutisna, Nana
    Lanante, Leonardo, Jr.
    Nagao, Yuhei
    Kurosaki, Masayuki
    Ochi, Hiroshi
    2014 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS), 2014, : 171 - 172
  • [29] Accelerating RTL Simulation with Hardware-Software Co-Design
    Elsabbagh, Fares
    Sheikhha, Shabnam
    Ying, Victor A.
    Nguyen, Quan M.
    Emer, Joel S.
    Sanchez, Daniel
    56TH IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, MICRO 2023, 2023, : 153 - 166
  • [30] A neural network algorithm for hardware-software verification
    Rebaiaia, ML
    Jaam, JM
    Hasnah, AM
    ICECS 2003: PROCEEDINGS OF THE 2003 10TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3, 2003, : 1332 - 1335
12345