Design of fast lock-in PLL with variable loop parameter control

被引:0
|
作者
Hachiyama, Kazuhiro
Nakashi, Kenichi
Yoshizawa, Hiroyasu
Taniguchi, Kenji
机构
关键词
D O I
暂无
中图分类号
学科分类号
摘要
引用
收藏
页码:147 / 152
相关论文
共 50 条
  • [31] Analysis of first-order feedback loop with lock-in amplifier
    Nakanishi, M
    Sakamoto, Y
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1996, 43 (08): : 570 - 576
  • [32] A HIGH LOCK-IN SPEED DIGITAL PHASE-LOCKED LOOP
    SHI, H
    YAN, PQ
    IEEE TRANSACTIONS ON COMMUNICATIONS, 1991, 39 (03) : 365 - 368
  • [33] A fast lock-in all-digital phase-locked loop in 40-nm CMOS technology
    Chung, Ching-Che
    Lo, Chi-Kuang
    IEICE ELECTRONICS EXPRESS, 2016, 13 (17):
  • [34] TRANSISTORIZED LOCK-IN FOR KLYSTRON AUTOMATIC FREQUENCY CONTROL
    GEORGE, AJ
    TEANEY, DT
    REVIEW OF SCIENTIFIC INSTRUMENTS, 1960, 31 (09): : 997 - 998
  • [35] Computation of lock-in range for classic PLL with lead-lag filter and impulse signals
    Blagov, M. V.
    Kudryashova, E. V.
    Kuznetsov, N. V.
    Leonov, G. A.
    Yuldashev, M. V.
    Yuldashev, R. V.
    IFAC PAPERSONLINE, 2016, 49 (14): : 42 - 44
  • [36] STABLE AND FAST PLL SWITCHES LOOP BANDWIDTHS
    JOSEFSBERG, Y
    ELECTRONICS, 1982, 55 (05): : 139 - 139
  • [37] SIMPLE LOCK-IN AMPLIFIER USING A 4-QUADRANT ANALOG MULTIPLIER AND A PHASE LOCK LOOP
    RAMANI, K
    GANAPATHY, S
    REVIEW OF SCIENTIFIC INSTRUMENTS, 1981, 52 (09): : 1364 - 1366
  • [38] Canal lock variable speed hydropower turbine design and control
    Zhang, Jian
    Leontidis, Vlasios
    Dazin, Antoine
    Tounzi, Abdelmounaim
    Delarue, Phillipe
    Caignaert, Guy
    Piriou, Francis
    Libaux, Antoine
    IET RENEWABLE POWER GENERATION, 2018, 12 (14) : 1698 - 1707
  • [39] Design of Extended "Lock-in Range" Multi-Mode PLL to Simultaneously Track and Demodulate Two GNSS or any Received Signals
    Al-Aboodi, Maher
    Lami, Ihsan Alshahib
    PROCEEDINGS OF THE 2018 INTERNATIONAL TECHNICAL MEETING OF THE INSTITUTE OF NAVIGATION, 2018, : 1 - 12
  • [40] Design a PLL for a specific loop bandwidth
    Holladay, K
    EDN, 2000, 45 (21) : 173 - +