Design of fast lock-in PLL with variable loop parameter control

被引：0
|
作者：
Hachiyama, Kazuhiro
Nakashi, Kenichi
Yoshizawa, Hiroyasu
Taniguchi, Kenji
机构：
来源：
Research Reports on Information Science and Electrical Engineering of Kyushu University | 2000年 / 5卷 / 01期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：147 / 152
相关论文
共 50 条
  • [1] A PLL with variable loop gain for fast lock-in
    Nakashi, K
    Yoshizawa, H
    Komeie, N
    Taniguchi, K
    ISIC-99: 8TH INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS, DEVICES & SYSTEMS, PROCEEDINGS, 1999, : 263 - 266
  • [2] Design of a Fast Lock-in IC for CP-PLL
    Zhao J.-M.
    Zhang Y.-Y.
    Liu W.-H.
    Li X.-D.
    Xu Y.-S.
    Li J.-Q.
    Xu K.-K.
    Dianzi Keji Daxue Xuebao/Journal of the University of Electronic Science and Technology of China, 2021, 50 (02): : 180 - 185
  • [3] A Smart Frequency Presetting Technique for Fast Lock-in LC-PLL Frequency Synthesizer
    Yan, Xiaozhou
    Kuang, Xiaofei
    Wu, Nanjian
    ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 1525 - 1528
  • [4] A new phase-locked loop with enhanced lock-in design
    Department and Graduate Institute of Electronics Engineering, Chang Gung University, 259 Wen-Hwa 1st Road, Kwei-Shan, Tao-Yuan 333, Taiwan
    WSEAS Trans. Circuits Syst., 2006, 8 (1323-1328):
  • [5] A Fast-Lock PLL with Over-tuning Control
    He, Chao
    Kwasniewski, Tadeusz
    2012 IEEE 11TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT-2012), 2012, : 970 - 972
  • [6] Lock-in time characteristics of dual delay lock loop
    Fukino, K
    Habara, T
    Imamura, A
    Sato, M
    ELECTRONICS AND COMMUNICATIONS IN JAPAN PART III-FUNDAMENTAL ELECTRONIC SCIENCE, 1997, 80 (06): : 93 - 102
  • [7] Lock-in range of BPSK Costas loop
    Aleksandrov, K. D.
    Koznov, D. V.
    Krasnikova, M. S.
    Kudryashova, E. V.
    Kuznetsov, N. V.
    Kuznetsova, O. A.
    IFAC PAPERSONLINE, 2018, 51 (25): : 252 - 256
  • [8] An Fast Lock Technique for Wide Band PLL Frequency Synthesizer Design
    Kuo, Ko-Chi
    Wu, Chi-Wei
    2014 INTERNATIONAL CONFERENCE ON INFORMATION SCIENCE, ELECTRONICS AND ELECTRICAL ENGINEERING (ISEEE), VOLS 1-3, 2014, : 763 - 767
  • [9] Design of low noise and fast lock PLL by using switch matrix
    Zhang, Tao
    2012 10TH INTERNATIONAL SYMPOSIUM ON ANTENNAS, PROPAGATION & EM THEORY (ISAPE), 2012, : 1181 - 1183
  • [10] Lock-in time characteristics of double correlator delay lock loop
    Kishibe, S
    Imamura, A
    Sato, M
    ELECTRONICS AND COMMUNICATIONS IN JAPAN PART III-FUNDAMENTAL ELECTRONIC SCIENCE, 2002, 85 (02): : 43 - 51
12345