Hardware-in-the-Loop with SysML and Cameo Systems Modeler

被引:0
|
作者
Helle, Philipp [1 ]
Schramm, Gerrit [1 ]
机构
[1] Airbus Central R&T, Hamburg, Germany
关键词
D O I
10.1002/iis2.13238
中图分类号
学科分类号
摘要
This paper describes an approach for Hardware-in-the-Loop simulations with SysML models in the Cameo Systems Modeler tool. It is based on a plugin called MQTT Simulation Connector that enables bidirectional communication between the tool and hardware components using the MQTT protocol. The paper presents the applicable requirements and constraints that were considered, describes the MQTT Simulation Connector in detail and shows an example of its use in the form of a Smart Home demonstrator. Copyright © 2024 by Airbus. Permission granted to INCOSE to publish and use.
引用
收藏
页码:1807 / 1819
相关论文
共 50 条
  • [21] Methodology for Hardware-in-the-Loop Simulation of Memristive Neuromorphic Systems
    S. A. Shchanikov
    Nanobiotechnology Reports, 2021, 16 : 782 - 789
  • [22] HARDWARE-IN-THE-LOOP TESTING OF ELECTRICAL PROTECTION AND CONTROL SYSTEMS
    Ravikumar, Krishnanjan Gubba
    Hamilton, Roy
    Lya, Anshuman Mal
    Mendiola, Michael
    2018 IEEE INDUSTRY APPLICATIONS SOCIETY 65TH ANNUAL PETROLEUM AND CHEMICAL INDUSTRY TECHNICAL CONFERENCE (PCIC), 2018, : 189 - 196
  • [23] Implementation of an automated test bench for monitoring and controlling systems of decentralized energy systems through Controller Hardware-In-the-Loop and Power Hardware-In-the-Loop methodology
    Morris, Jeromie
    Ebe, Falko
    Pichl, Jennifer
    Chen, Shuo
    Heilscher, Gerd
    Leeser, Jan-Gerrit
    2020 5TH IEEE WORKSHOP ON THE ELECTRONIC GRID (EGRID), 2020,
  • [24] Hardware-in-the-loop experiment of turning
    Miklos, Akos
    Bachrathy, Daniel
    Wohlfart, Richard
    Takacs, Denes
    Porempovics, Gabor
    Toth, Andras
    Stepan, Gabor
    8TH CIRP CONFERENCE ON HIGH PERFORMANCE CUTTING (HPC 2018), 2018, 77 : 675 - 678
  • [25] A Hardware-in-the-Loop SCADA Testbed
    Aghamolki, Hossein Ghassempour
    Miao, Zhixin
    Fan, Lingling
    2015 NORTH AMERICAN POWER SYMPOSIUM (NAPS), 2015,
  • [26] Reconfigurable Hardware-in-the-loop Simulator
    Thanagasundram, Suguna
    McMurran, Ross
    Mouzakitis, Alexandros
    Matthews, Christian
    Jones, Peter
    MEASUREMENT & CONTROL, 2010, 43 (09): : 273 - 277
  • [27] Visualization in hardware-in-the-loop simulation
    Wilson, MA
    TECHNOLOGIES FOR SYNTHETIC ENVIRONMENTS: HARDWARE-IN-THE-LOOP TESTING II, 1997, 3084 : 358 - 363
  • [28] Common Hardware-in-the-Loop Development
    Kim, Hajin
    Billings, Roger
    Mohlere, Richard D.
    Moss, Stephen G.
    Naumann, Charles B.
    TECHNOLOGIES FOR SYNTHETIC ENVIRONMENTS: HARDWARE-IN-THE-LOOP XVII, 2012, 8356
  • [29] Processor-in-the-Loop and Hardware-in-the-Loop Simulation of Electric Systems based in FPGA
    Mina, J.
    Flores, Z.
    Lopez, E.
    Perez, A.
    Calleja, J. -H.
    PROCEEDINGS OF THE 2016 13TH INTERNATIONAL CONFERENCE ON POWER ELECTRONICS (CIEP), 2016, : 172 - 177
  • [30] Common hardware-in-the-loop development
    Kim, Hajin J.
    Moss, Stephen G.
    TECHNOLOGIES FOR SYNTHETIC ENVIRONMENTS: HARDWARE-IN-THE-LOOP TESTING XV, 2010, 7663