共 50 条
- [11] Design of a QPSK demodulator for DVB-S receiver ASIC chip 2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 2075 - 2078
- [12] Design of Architecture for Sampling Rate Converter of Demodulator SECOND INTERNATIONAL CONFERENCE ON COMPUTER AND ELECTRICAL ENGINEERING, VOL 2, PROCEEDINGS, 2009, : 427 - +
- [13] The Design of Digital Demodulator Based on Dynamic Threshold 2016 13TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2016, : 971 - 973
- [14] A PLL Based FSK Demodulator With Auxiliary Path 2020 IEEE 11TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS & SYSTEMS (LASCAS), 2020,
- [17] A 1 volt CMOS 2/4-level FSK digital demodulator for pager applications 42ND MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS, VOLS 1 AND 2, 1999, : 219 - 222
- [18] QPSK demodulator using the methodology of automated system-level ASIC design ELEVENTH ANNUAL IEEE INTERNATIONAL ASIC CONFERENCE - PROCEEDINGS, 1998, : 307 - 311
- [19] Low-Power FSK Demodulator Design Based on Sliding-Window Technique PROCEEDINGS OF 2010 CROSS-STRAIT CONFERENCE ON INFORMATION SCIENCE AND TECHNOLOGY, 2010, : 119 - 123