SAT solver using reconfigurable hardware and virtual logic

被引：0
|
作者：
机构：
[1] Abramovici, Miron
[2] De Sousa, Jose T.
来源：
Abramovici, Miron | 2000年 / Kluwer Academic Publishers, Dordrecht, Netherlands卷 / 24期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：1 / 2
相关论文
共 50 条
  • [21] Solving satisfiability problems using logic synthesis and reconfigurable hardware
    Suyama, T
    Yokoo, M
    Sawada, H
    PROCEEDINGS OF THE THIRTY-FIRST HAWAII INTERNATIONAL CONFERENCE ON SYSTEM SCIENCES, VOL VII: SOFTWARE TECHNOLOGY TRACK, 1998, : 179 - 186
  • [22] A hardware SAT solver using non-chronological backtracking and clause recording without overheads
    Hiramoto, Shinya
    Nakanishi, Masaki
    Yamashita, Shigeru
    Nakashima, Yasuhiko
    RECONFIGURABLE COMPUTING: ARCHITECTURES, TOOLS AND APPLICATIONS, 2007, 4419 : 343 - +
  • [23] A SAT solver using advanced reasoning
    Ding, M
    Tang, P
    2003 5TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2003, : 183 - 186
  • [24] Amoeba-Inspired Hardware SAT Solver with Effective Feedback Control
    Anh Hoang Ngoc Nguyen
    Aono, Masashi
    Hara-Azumi, Yuko
    2019 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (ICFPT 2019), 2019, : 243 - 246
  • [25] Hardware realization of Walsh functions and their applications using VHDL and reconfigurable logic
    Bin Ateeq, AMA
    Abbasi, SA
    Alamoud, ARM
    ICM 2002: 14TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2002, : 58 - 61
  • [26] Hardware/software co-modeling of SAT solver based on distributed computing elements using SystemC
    Xi, JW
    Zhong, PX
    IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS & PROCESSORS, PROCEEDINGS, 2004, : 502 - 504
  • [27] Reconfigurable logic: Hardware speed with software flexibility
    Conner, D
    EDN, 1996, 41 (07) : 53 - &
  • [28] Using a SAT Solver to Generate Checking Sequences
    Jourdan, Guy-Vincent
    Ural, Hasan
    Yeniguen, Huesnue
    Zhu, Dong
    2009 24TH INTERNATIONAL SYMPOSIUM ON COMPUTER AND INFORMATION SCIENCES, 2009, : 547 - +
  • [29] Implementing an action language using a SAT solver
    Nabeshima, H
    Inoue, K
    Haneda, H
    12TH IEEE INTERNATIONAL CONFERENCE ON TOOLS WITH ARTIFICIAL INTELLIGENCE, PROCEEDINGS, 2000, : 96 - 103
  • [30] Hardware/software partitioning and static task scheduling on runtime reconfigurable FPGAs using a SMT solver
    Yuan, Mingxuan
    He, Xiuqiang
    Gu, Zonghua
    PROCEEDINGS OF THE 14TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, 2008, : 295 - 304
12345