A cost and performance analytical model for large-scale on-chip interconnection networks

被引：0
|
作者：
机构：
[1] Kurihara, Takanori
[2] Li, Yamin
来源：
| 1600年 / Institute of Electrical and Electronics Engineers Inc., United States卷
关键词：
9;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [31] VLSI ON-CHIP INTERCONNECTION PERFORMANCE SIMULATIONS AND MEASUREMENTS
    EDELSTEIN, DC
    SAIHALASZ, GA
    MII, YJ
    IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1995, 39 (04) : 383 - 401
  • [32] Darwin3: a large-scale neuromorphic chip with a novel ISA and on-chip learning
    Ma, De
    Jin, Xiaofei
    Sun, Shichun
    Li, Yitao
    Wu, Xundong
    Hu, Youneng
    Yang, Fangchao
    Tang, Huajin
    Zhu, Xiaolei
    Lin, Peng
    Pan, Gang
    NATIONAL SCIENCE REVIEW, 2024, 11 (05)
  • [33] Darwin3: a large-scale neuromorphic chip with a novel ISA and on-chip learning
    De Ma
    Xiaofei Jin
    Shichun Sun
    Yitao Li
    Xundong Wu
    Youneng Hu
    Fangchao Yang
    Huajin Tang
    Xiaolei Zhu
    Peng Lin
    Gang Pan
    National Science Review, 2024, 11 (05) : 29 - 45
  • [34] Design and evaluation of ZMesh topology for on-chip interconnection networks
    Prasad, N.
    Mukherjee, Priyajit
    Chattopadhyay, Santanu
    Chakrabarti, Indrajit
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2018, 113 : 17 - 36
  • [35] An Accurate on-Chip Design Estimation for Mitigating EMI Effects in a Large-Scale Integration Chip
    Moon, Sungwook
    Kim, Jinho
    Lee, Jihyun
    Kim, Taeyong
    Kim, Kyongho
    2015 IEEE 65TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2015, : 757 - 761
  • [36] A high-speed and lightweight on-chip crossbar switch scheduler for on-chip interconnection networks
    Lee, KM
    Lee, SJ
    Yoo, HJ
    ESSCIRC 2003: PROCEEDINGS OF THE 29TH EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2003, : 453 - 456
  • [37] Design and impelementation of a routing switch for on-chip interconnection networks
    Chi, HC
    Chen, JH
    PROCEEDINGS OF 2004 IEEE ASIA-PACIFIC CONFERENCE ON ADVANCED SYSTEM INTEGRATED CIRCUITS, 2004, : 392 - 395
  • [38] CuPAN - High Throughput On-chip Interconnection for Neural Networks
    Yasoubi, Ali
    Hojabr, Reza
    Takshi, Hengameh
    Modarressi, Mehdi
    Daneshtalab, Masoud
    NEURAL INFORMATION PROCESSING, PT III, 2015, 9491 : 559 - 566
  • [39] A SIMULTANEOUS EQUATION MODEL OF COST PERFORMANCE RELATIONSHIPS IN LARGE-SCALE COMPUTING
    ANDERSON, EE
    CHEN, YM
    IIE TRANSACTIONS, 1992, 24 (05) : 155 - 165
  • [40] Overlapping models merging and interconnection for large-scale model management
    Trnka, Pavel
    Havlena, Vladimir
    2010 IEEE INTERNATIONAL CONFERENCE ON CONTROL APPLICATIONS, 2010, : 689 - 694
12345