New statistical method for maximum power estimation in CMOS VLSI circuits

被引：0
|
作者：
Evmorfopoulos, N.E. [1 ]
Avaritsiotis, J.N. [1 ]
机构：
[1] Dept. of Elec. and Comp. Engineering, Natl. Technical University of Athens, 9, Iroon Polytechniou St., Zographou, Athens, 15773, Greece
来源：
Active and Passive Electronic Components | 2000年 / 22卷 / 03期
关键词：
D O I：
10.1155/2000/39526
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：215 / 233
相关论文
共 50 条
  • [31] A new approach to power estimation and reduction in CMOS digital circuits
    Brzozowski, Ireneusz
    Kos, Andrzej
    INTEGRATION-THE VLSI JOURNAL, 2008, 41 (02) : 219 - 237
  • [32] A new approach on power estimation of CMOS sequential logic circuits
    Zhu, N
    Zhou, RD
    Yang, XZ
    1998 5TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY PROCEEDINGS, 1998, : 488 - 491
  • [33] New approach on power estimation of CMOS sequential logic circuits
    Zhu, Ning
    Zhou, Run-de
    Yang, Xing-zi
    International Conference on Solid-State and Integrated Circuit Technology Proceedings, 1998, : 488 - 491
  • [34] Accurate power estimation for CMOS circuits
    Shiue, WT
    IEEE REGION 10 INTERNATIONAL CONFERENCE ON ELECTRICAL AND ELECTRONIC TECHNOLOGY, VOLS 1 AND 2, 2001, : 829 - 833
  • [35] Peak power estimation for CMOS circuits
    Kuang, JS
    Niu, XY
    He, HZ
    Min, YH
    7TH WORLD MULTICONFERENCE ON SYSTEMICS, CYBERNETICS AND INFORMATICS, VOL XV, PROCEEDINGS: COMMUNICATION, CONTROL, SIGNAL AND OPTICS, TECHNOLOGIES AND APPLICATIONS, 2003, : 322 - 325
  • [36] Dynamic circuits for CMOS and BiCMOS low power VLSI design
    Zhu, Z
    Carlson, BS
    ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 4, 1996, : 197 - 200
  • [37] A Circuit Technique for Leakage Power reduction in CMOS VLSI Circuits
    Nandyala, Venkata Ramakrishna
    Mahapatra, Kamala Kanta
    2016 INTERNATIONAL CONFERENCE ON VLSI SYSTEMS, ARCHITECTURES, TECHNOLOGY AND APPLICATIONS (VLSI-SATA), 2016,
  • [38] An optimization-based error calculation for statistical power estimation of CMOS logic circuits
    Kwak, B
    Park, ES
    1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, 1998, : 690 - 693
  • [39] Power estimation and power noise analysis for CMOS circuits
    Deng, AC
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 1997, 7 (01) : 17 - 30
  • [40] Power estimation of CMOS circuits via power software
    Rodnunsky, NL
    Margala, M
    Durdle, NG
    UNIVERSITY AND INDUSTRY - PARTNERS IN SUCCESS, CONFERENCE PROCEEDINGS VOLS 1-2, 1998, : 149 - 152
12345