A new tool for simulation of single electron transistor based microprocessor using vector file

被引:0
|
作者
Patel R. [1 ]
Agarwal Y. [1 ]
Parekh R. [1 ]
机构
[1] Department of Information and Communication Technology, Dhirubhai Ambani Institute of Information and Communication Technology (DA-IICT), Gandhinagar
来源
Nanoscience and Nanotechnology - Asia | 2020年 / 10卷 / 04期
关键词
Cadence spectra; Cadence virtuoso; Microprocessor; Simulation; Single electron transistor; Vector file;
D O I
10.2174/2210681209666191014122904
中图分类号
学科分类号
摘要
Background: A microprocessor is a general-purpose device, which works on the user defined instructions. The design of next generation microprocessors demands high speed, high density and low power requirements that can be attained by prominent device like Single Electron Transistor (SET). Methods: Based on realizable SET parameters at room temperature and 800 mV operating voltage; an 8-bit SET based microprocessor is designed and simulated using Cadence Virtuoso environ-ment. The simulation of the microprocessor requires complex stimuli to verify the design for multiple instructions. Conventionally, the simulation is performed by applying individual signal source to each signal. However, that is not optimum and viable for microprocessor designs. Results: The Cadence Spectre simulator has a facility to simulate the design using vector file, which combines multiple signal sources in a text file. In addition, writing vector file manually is complex and erroneous. Conclusion: To overcome the problem, a tool is designed and developed that generates a vector file for user selected instructions and parameters. The usage of vector file makes the simulation straightforward and accurate. This paper describes the design of a tool for vector file generation. © 2020 Bentham Science Publishers.
引用
收藏
页码:493 / 500
页数:7
相关论文
共 50 条
  • [21] Molecule-based single electron transistor
    So, HM
    Kim, J
    Yun, WS
    Park, JW
    Kim, JJ
    Won, DJ
    Kang, YK
    Lee, C
    PHYSICA E-LOW-DIMENSIONAL SYSTEMS & NANOSTRUCTURES, 2003, 18 (1-3): : 243 - 244
  • [22] Superconductor based neuron single electron transistor
    Jiang, JF
    Cai, QY
    Cheng, ZC
    Shen, B
    Gao, J
    PHYSICA C, 2000, 341 (341-348): : 1607 - 1608
  • [23] Modeling of Neuron Based on Single Electron Transistor
    Qiu, Peng
    Wang, Guanglong
    Lu, Janglei
    Feng, Shuang
    INTERNATIONAL JOINT CONFERENCE ON COMPUTATIONAL SCIENCES AND OPTIMIZATION, VOL 1, PROCEEDINGS, 2009, : 359 - +
  • [24] Numerical simulation of the HTSC-single electron transistor amplifier
    Shen, B
    Jiang, JF
    Cai, QY
    PHYSICA C, 1997, 282 : 2507 - 2508
  • [25] Analysis and simulation of Single Electron Transistor as an analogue frequency doubler
    Eskandarian, A.
    Rajeyan, Z.
    Ebrahimnezhad, H.
    MICROELECTRONICS JOURNAL, 2018, 75 : 52 - 60
  • [26] Modeling and simulation of single electron transistor with master equation approach
    Willy, Frans
    Darma, Yudi
    6TH ASIAN PHYSICS SYMPOSIUM, 2016, 739
  • [27] Quantum Monte Carlo simulation of the single electron transistor conductance
    Gelmont, B
    Woolard, D
    Williams, R
    2003 THIRD IEEE CONFERENCE ON NANOTECHNOLOGY, VOLS ONE AND TWO, PROCEEDINGS, 2003, : 232 - 235
  • [28] Design and simulation of charge transport in single-electron transistor using TCAD numerical simulator
    Singhal, Tarun
    Singhal, Ankur
    Chawla, Sunil
    Bhatia, Vinay
    CHINESE JOURNAL OF PHYSICS, 2021, 72 : 598 - 605
  • [29] Design and Simulation of Single Electron Transistor based SRAM and its Memory Controller at Room Temperature
    Badgujar, Jignesh
    Kale, Vishwamber
    Shah, Monika
    Parekh, Rutu
    INTERNATIONAL JOURNAL OF INTEGRATED ENGINEERING, 2019, 11 (06): : 186 - 195
  • [30] Experimental and simulation studies of single-electron-transistor-based multiple-valued logic
    Inokawa, H
    Takahashi, Y
    33RD INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 2003, : 259 - 266