A new tool for simulation of single electron transistor based microprocessor using vector file

被引:0
|
作者
Patel R. [1 ]
Agarwal Y. [1 ]
Parekh R. [1 ]
机构
[1] Department of Information and Communication Technology, Dhirubhai Ambani Institute of Information and Communication Technology (DA-IICT), Gandhinagar
来源
Nanoscience and Nanotechnology - Asia | 2020年 / 10卷 / 04期
关键词
Cadence spectra; Cadence virtuoso; Microprocessor; Simulation; Single electron transistor; Vector file;
D O I
10.2174/2210681209666191014122904
中图分类号
学科分类号
摘要
Background: A microprocessor is a general-purpose device, which works on the user defined instructions. The design of next generation microprocessors demands high speed, high density and low power requirements that can be attained by prominent device like Single Electron Transistor (SET). Methods: Based on realizable SET parameters at room temperature and 800 mV operating voltage; an 8-bit SET based microprocessor is designed and simulated using Cadence Virtuoso environ-ment. The simulation of the microprocessor requires complex stimuli to verify the design for multiple instructions. Conventionally, the simulation is performed by applying individual signal source to each signal. However, that is not optimum and viable for microprocessor designs. Results: The Cadence Spectre simulator has a facility to simulate the design using vector file, which combines multiple signal sources in a text file. In addition, writing vector file manually is complex and erroneous. Conclusion: To overcome the problem, a tool is designed and developed that generates a vector file for user selected instructions and parameters. The usage of vector file makes the simulation straightforward and accurate. This paper describes the design of a tool for vector file generation. © 2020 Bentham Science Publishers.
引用
收藏
页码:493 / 500
页数:7
相关论文
共 50 条
  • [1] A Vector File Generation Program for Simulating Single Electron Transistor Based Computing System
    Patel, Rashmit
    Agrawal, Yash
    Parekh, Rutu
    PROCEEDINGS OF 2018 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES KOLKATA CONFERENCE (IEEE EDKCON), 2018, : 647 - 650
  • [2] On Simulation of Single Electron Transistor
    Jain, A.
    Ghosh, A.
    Sarkar, S. K.
    ASIAN JOURNAL OF CHEMISTRY, 2013, 25 : S409 - S410
  • [3] Numerical Simulation of Single Electron Transistor using Master Equation
    Nuryadi, Ratno
    Haryono, Agus
    SOUTHEAST ASIAN INTERNATIONAL ADVANCES IN MICRO/NANOTECHNOLOGY, 2010, 7743
  • [4] A NEW SINGLE ELECTRON TRANSISTOR
    CHOU, SY
    WANG, Y
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1992, 39 (11) : 2642 - 2642
  • [5] An approach to microprocessor simulation vector optimization using SVM
    Wang P.
    Guo Q.
    Shen H.
    Chen Y.
    Zhang H.
    Gaojishu Tongxin/Chinese High Technology Letters, 2010, 20 (01): : 68 - 74
  • [6] Novel simulation method of single electron transistor based on master equation
    College of Electrical and Information Engineering, Hunan Univ., Changsha 410082, China
    Guti Dianzixue Yanjiu Yu Jinzhan, 2007, 1 (18-23):
  • [7] Concept of new photodetector based on single electron transistor for single charge detection
    Troudi, M.
    Sghaier, N.
    Kalboussi, A.
    Souifi, A.
    EUROPEAN PHYSICAL JOURNAL-APPLIED PHYSICS, 2009, 46 (02):
  • [8] Macro-modeling for the compact simulation of single electron transistor using SIMPLORER
    Troudi, M.
    Sghaier, Na.
    Boubaker, A.
    Souifi, A.
    Kalboussi, A.
    MICROELECTRONICS JOURNAL, 2007, 38 (12) : 1156 - 1160
  • [9] Simulation and machine learning based analytical study of single electron transistor (SET)
    Chatterjee, Jeet
    Khatun, Jenifa
    Kumar, Ankit
    Ghosh, Koushik
    Sanyal, Judhajit
    Bhattacharya, Sandip
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2024, 23 (04) : 728 - 739
  • [10] A modified macro model approach for SPICE based simulation of single electron transistor
    Ghosh, Arpita
    Jain, Amit
    Singh, N. Basanta
    Sarkar, Subir Kumar
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2016, 15 (02) : 400 - 406