Research on key techniques in BIST implementation of logic core

被引：0
|
作者：
Li, Ji
Xu, Yongjun
Han, Yinhe
Li, Xiaowei
机构：
[1] Institute of Computing Technology, Chinese Academy of Sciences, Beijing 100080, China
[2] Graduate School, Chinese Academy of Sciences, Beijing 100039, China
来源：
Jisuanji Gongcheng/Computer Engineering | 2005年 / 31卷 / 23期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：55 / 57
相关论文
共 50 条
  • [1] Effective Fault Isolation using Memory BIST and Logic BIST Diagnostic Techniques
    Kinger, Rakesh
    Tong, Chuck
    Chaudhry, Ayyaz
    Chowdhury, Vijay
    Sun, Wenzhen
    Deng, Hongqi
    Smith, Steve
    ISTFA 2011: CONFERENCE PROCEEDINGS FROM THE 37TH INTERNATIONAL SYMPOSIUM FOR TESTING AND FAILURE ANALYSIS, 2011, : 176 - 181
  • [2] An effort-minimized logic BIST implementation method
    Gu, XL
    Chung, SS
    Tsang, F
    Tofte, JA
    Rahmanian, H
    INTERNATIONAL TEST CONFERENCE 2001, PROCEEDINGS, 2001, : 1002 - 1010
  • [3] Practical Challenges in Logic BIST Implementation - Case Studies
    Wu, Shianling
    Furukawa, Hiroshi
    Sheu, Boryau
    Wang, Laung-Terng
    Chao, Hao-Jan
    Yu, Lizhen
    Wen, Xiaoqing
    Murakami, Michio
    PROCEEDINGS OF THE 17TH ASIAN TEST SYMPOSIUM, 2008, : 265 - 265
  • [4] A BIST Logic Design for MarchS3C Memory Test BIST Implementation
    Cascaval, Petru
    Silion, Radu
    Cascaval, Doina
    ROMANIAN JOURNAL OF INFORMATION SCIENCE AND TECHNOLOGY, 2009, 12 (04): : 440 - 454
  • [5] Logic BIST and scan test techniques for multiple identical blocks
    Arabi, K
    20TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2002, : 60 - 65
  • [6] Key techniques in research and implementation of the direct quadrature conversion transceiver
    Cao, P
    Li, WQ
    Qi, W
    Fei, YC
    CHINESE JOURNAL OF ELECTRONICS, 2004, 13 (04): : 738 - 742
  • [7] Research and Implementation of Key Techniques for Indoor Movement Object Trajectory Prediction
    Zhang, Ping
    Jiang, Qianqian
    Zhang, Ruilin
    Li, Bo
    2018 THE 9TH ASIA CONFERENCE ON MECHANICAL AND AEROSPACE ENGINEERING, 2019, 1215
  • [8] Design and Implementation of BIST
    Patil, Manoj
    Sharanabasaveshwar, H. B.
    2018 3RD INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, COMMUNICATION, COMPUTER, AND OPTIMIZATION TECHNIQUES (ICEECCOT - 2018), 2018, : 1142 - 1146
  • [9] Logic BIST architecture for FPGAs
    Niamat, MY
    Mohan, P
    PROCEEDINGS OF THE 44TH IEEE 2001 MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2001, : 442 - 445
  • [10] A BIST scheme for asynchronous logic
    Alves, VC
    Franca, FMG
    Granja, EP
    SEVENTH ASIAN TEST SYMPOSIUM (ATS'98), PROCEEDINGS, 1998, : 27 - 32
12345