Design of delay locked loop with frequency division technique

被引：0
|
作者：
机构：
[1] Li, Wenyuan
[2] Cao, Yurong
来源：
Li, Wenyuan (lwy555@seu.edu.cn) | 1600年 / International Workshop on Computer Science and Engineering (WCSE)卷
关键词：
8;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [41] Design of a delay locked loop with low power and high operating frequency range characteristics in 180-nm CMOS process
    Fatemeh Esmaili Saraji
    Alireza Ghorbani
    Seyed Mahmoud Anisheh
    Analog Integrated Circuits and Signal Processing, 2024, 118 : 121 - 131
  • [42] Design of a delay locked loop with low power and high operating frequency range characteristics in 180-nm CMOS process
    Saraji, Fatemeh Esmaili
    Ghorbani, Alireza
    Anisheh, Seyed Mahmoud
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2024, 118 (01) : 121 - 131
  • [43] FREQUENCY-DIVISION MULTIPLEXING OF OPTICAL FIBER SENSORS USING AN OPTICAL DELAY LOOP WITH A FREQUENCY SHIFTER
    JONG, DT
    HOTATE, K
    APPLIED OPTICS, 1989, 28 (07): : 1289 - 1297
  • [44] Hybrid DPWM with Analog Delay Locked Loop
    Shen, Xuzhen
    Wu, Xiaobo
    Lv, Jing
    Qin, Lin
    INTERNATIONAL MULTICONFERENCE OF ENGINEERS AND COMPUTER SCIENTISTS (IMECS 2010), VOLS I-III, 2010, : 1279 - 1281
  • [45] Delay-locked loop and it's applications
    Lu, Ping
    Zheng, Zengyu
    Ren, Junyan
    Guti Dianzixue Yanjiu Yu Jinzhan/Research and Progress of Solid State Electronics, 2005, 25 (01): : 81 - 88
  • [46] Phase interpolator using delay locked loop
    Kim, T
    Kim, B
    2003 SOUTHWEST SYMPOSIUM ON MIXED-SIGNAL DESIGN, 2003, : 76 - 80
  • [47] A Temperature-Drift Suppression Phase-Locked-Loop With Tunable Locked Range and Frequency Division for MEMS Resonant Accelerometers
    Ma, Liangbo
    Wang, Zheng
    Zhai, Zhaoyang
    Wang, Kunfeng
    Xiong, Xingyin
    Zou, Xudong
    IEEE SENSORS JOURNAL, 2024, 24 (05) : 5885 - 5894
  • [48] REDUCED COMPLEXITY DELAY-LOCKED LOOP
    WILDE, A
    ELECTRONICS LETTERS, 1995, 31 (23) : 1979 - 1980
  • [49] DYNAMICS AND STABILITY OF A DELAY-LOCKED LOOP
    ESTES, LE
    ONEILL, EL
    IEEE TRANSACTIONS ON AUTOMATIC CONTROL, 1976, 21 (04) : 564 - 567
  • [50] A semidigital dual delay-locked loop
    Sidiropoulos, S
    Horowitz, MA
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (11) : 1683 - 1692
12345