Design of delay locked loop with frequency division technique

被引：0
|
作者：
机构：
[1] Li, Wenyuan
[2] Cao, Yurong
来源：
Li, Wenyuan (lwy555@seu.edu.cn) | 1600年 / International Workshop on Computer Science and Engineering (WCSE)卷
关键词：
8;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [1] Design of Delay-Locked Loop for Wide Frequency Locking Range
    Chen, Hsun-Hsiang
    Wong, Zih-Hsiang
    Chen, Shen-Li
    2013 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2013, : 302 - 305
  • [2] PHASE FREQUENCY DETECTOR OF DELAY LOCKED LOOP AT HIGH FREQUENCY
    Khare, Kavita
    Khare, Nilay
    Deshpande, Pallavi
    Kulhade, Vijendra
    Khare, Kavita
    ICSE: 2008 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS, PROCEEDINGS, 2008, : 113 - +
  • [3] Digital delay locked loop and design technique for high-speed synchronous interface
    Okajima, Y
    Taguchi, M
    Yanagawa, M
    Nishimura, K
    Hamada, O
    IEICE TRANSACTIONS ON ELECTRONICS, 1996, E79C (06) : 798 - 807
  • [4] A Novel Design of an Efficient Low Power Phase Frequency Detector for Delay Locked Loop
    Garg, Shobhit Kumar
    Singh, Balwinder
    PROCEEDINGS OF THE FIRST IEEE INTERNATIONAL CONFERENCE ON POWER ELECTRONICS, INTELLIGENT CONTROL AND ENERGY SYSTEMS (ICPEICES 2016), 2016,
  • [5] A novel false lock detection technique for a wide frequency range delay-locked loop
    Aibara, Y
    Imaizumi, E
    Takagishi, H
    Matsuura, T
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2006, E89A (02) : 385 - 390
  • [6] A wide frequency range delay-locked loop using multi-phase frequency detection technique
    Lee, KY
    IEICE TRANSACTIONS ON ELECTRONICS, 2005, E88C (09) : 1900 - 1902
  • [7] DESIGN OF PHASE-LOCKED LOOP WITH TIME DELAY
    KURAMOTO, M
    HIRADE, K
    REVIEW OF THE ELECTRICAL COMMUNICATIONS LABORATORIES, 1970, 18 (11-1): : 796 - &
  • [8] Design of Frequency Multiplier with Delay Locked Loop that is insensitive to PVT Variation and prescreen Harmonic Lock
    Kim, Ho Won
    Lee, Kang Yoon
    12TH INTERNATIONAL CONFERENCE ON UBIQUITOUS AND FUTURE NETWORKS (ICUFN 2021), 2021, : 195 - 197
  • [9] A New Frequency Synthesizers Stabilization Method Based On a Mixed Phase Locked Loop and Delay Locked Loop Architecture
    de Peslouan, P. O. Lucas
    Majek, C.
    Taris, T.
    Deval, Y.
    Belot, D.
    Begueret, J. B.
    2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2011, : 482 - 485
  • [10] Research Progress of Phase Locked Loop and Delay Locked Loop
    Fu, Zhenda
    2017 2ND INTERNATIONAL CONFERENCE ON MECHATRONICS AND INFORMATION TECHNOLOGY (ICMIT 2017), 2017, : 350 - 354
12345