Architecting the future

被引:0
|
作者
Arora, Narain [1 ]
机构
[1] Cadence Design Systems
来源
New Electronics | 2004年 / 37卷 / 10期
关键词
Capacitance - Costs - Dielectric materials - Electric resistance - Inductance - Magnetic susceptibility - Product design - Production engineering - Quality control - Reliability - Surface topography;
D O I
暂无
中图分类号
学科分类号
摘要
The features of test chips which are used to validate the X Architecture, an interconnect architecture, are discussed. The chips are used to achieve accurate modeling and characterization of interconnect wires and to ensure data accuracy for the expensive mask sets required for new generation devices. The chips are important for design for manufacturability (DFM), as they enable chipmakers to verify the quality and reliability of design rules prior to mass production. X Architecture test chips aims to optimize minimum allowable width and spacing rules for diagonal wiring, to compare wire resistance and inductance values for diagonal and orthogonal lines and to study optical proximity correction (OPC) effects on diagonal lines.
引用
收藏
页码:29 / 30
相关论文
共 50 条
  • [31] Architecting for Innovation
    Koponen, Teemu
    Shenker, Scott
    Balakrishnan, Hari
    Feamster, Nick
    Ganichev, Igor
    Ghodsi, Ali
    Godfrey, P. Brighten
    McKeown, Nick
    Parulkar, Guru
    Raghavan, Barath
    Rexford, Jennifer
    Arianfar, Somaya
    Kuptsov, Dmitriy
    ACM SIGCOMM COMPUTER COMMUNICATION REVIEW, 2011, 41 (03) : 24 - 36
  • [32] Architecting play
    Franinovic, Karmen
    AI & SOCIETY, 2011, 26 (02) : 129 - 136
  • [33] Architecting the future: exploring the synergy of AI-driven sustainable HRM, conscientiousness, and employee engagement
    Xiao Jia
    Yanghong Hou
    Discover Sustainability, 5
  • [34] Architecting the future: exploring the synergy of AI-driven sustainable HRM, conscientiousness, and employee engagement
    Jia, Xiao
    Hou, Yanghong
    DISCOVER SUSTAINABILITY, 2024, 5 (01):
  • [35] Developments in system architecting
    Maier, MW
    SECOND IEEE INTERNATIONAL CONFERENCE ON ENGINEERING OF COMPLEX COMPUTER SYSTEMS: HELD JOINTLY WITH 6TH CSESAW, 4TH IEEE RTAW, AND SES'96, 1996, : 139 - 142
  • [36] THE ART OF SYSTEMS ARCHITECTING
    RECHTIN, E
    IEEE SPECTRUM, 1992, 29 (10) : 66 - 69
  • [37] Architecting the myelin landscape
    Osso, Lindsay A.
    Chan, Jonah R.
    CURRENT OPINION IN NEUROBIOLOGY, 2017, 47 : 1 - 7
  • [38] Misleading architecting tradeoffs
    Kostelijk, T
    COMPUTER, 2005, 38 (05) : 20 - +
  • [39] Interpreting "systems architecting"
    Emes, M. R.
    Bryant, P. A.
    Wilkinson, M. K.
    King, P.
    James, A. M.
    Arnold, S.
    SYSTEMS ENGINEERING, 2012, 15 (04) : 369 - 395
  • [40] Architecting the Dynamics of Innovation
    Jorg, Ton
    Hughes, Stephanie Akkaoui
    PROCEEDINGS OF THE 5TH EUROPEAN CONFERENCE ON INTELLECTUAL CAPITAL, 2013, : 222 - 230