An efficient algorithm and FPGA implementation of video luminance transient improvement

被引:0
|
作者
Wang Y. [1 ]
Chen X. [1 ]
Han H. [1 ]
Peng S. [1 ]
机构
[1] National ASIC Design and Engineering Center, Institute of Automation, Chinese Academy of Sciences
关键词
Field programmable gate array (FPGA); Luminance transient improvement (LTI); Video enhancement;
D O I
10.3772/j.issn.1006-6748.2010.04.005
中图分类号
学科分类号
摘要
In this paper, a high-performance and low-complexity luminance transient improvement (LTI) algorithm is proposed and efficiently implemented on field programmable gate array (FPGA) devices, which can be widely used to enhance the sharpness of digital video. The proposed algorithm generates the correction signal by using the difference of the outputs of two Gaussian filters with different variances, and then modulates the correction signal adaptively according to the local contrast information of video frames. A 2-D min/max nonlinear filter is employed to suppress overshoots around edges. The proposed algorithm is thoroughly confirmed by experiments and compared with other algorithms on images, which produces steeper edges and better visual quality while suppressing noise and artifacts. And the hardware architecture suitable for FPGA implementation is optimized based on the property of the algorithm and proves to be effective and efficient in many respects, such as resource consumption, performance and reconfigurability. The specific implementation details on both Xilinx and Altera FPGA devices are also described in this paper. Copyright © by High Technology Letters Press.
引用
收藏
页码:359 / 365
页数:6
相关论文
共 50 条
  • [41] REAL-TIME EFFICIENT FPGA IMPLEMENTATION OF AES ALGORITHM
    El Maraghy, Mazen
    Hesham, Salma
    Abd El Ghany, Mohamed A.
    2013 IEEE 26TH INTERNATIONAL SOC CONFERENCE (SOCC), 2013, : 203 - 208
  • [42] A Hardware-Oriented Dropout Algorithm for Efficient FPGA Implementation
    Yeoh, Yoeng Jye
    Morie, Takashi
    Tamukoh, Hakaru
    NEURAL INFORMATION PROCESSING (ICONIP 2017), PT VI, 2017, 10639 : 821 - 829
  • [43] Efficient implementation of PID control algorithm using FPGA technology
    Chan, YF
    Moallem, M
    Wang, W
    2004 43RD IEEE CONFERENCE ON DECISION AND CONTROL (CDC), VOLS 1-5, 2004, : 4885 - 4890
  • [44] Efficient Implementation of KECCAK (SHA-3) Algorithm on FPGA
    Aziz, Arshad
    Kundi, Dur-e-Shahwar
    Rao, Muzaffar
    WORLD CONGRESS ON ENGINEERING - WCE 2013, VOL II, 2013, : 1238 - 1241
  • [45] An Efficient FPGA Implementation for 2-D MUSIC Algorithm
    Huang, Kai
    Sha, Jin
    Shi, Wei
    Wang, Zhongfeng
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2016, 35 (05) : 1795 - 1805
  • [46] An improvement of efficient nonlinear color image interpolator: Theory and FPGA implementation
    Boudabbous, Anis Ridha
    Graja, Marwa Jomaa
    INTERNATIONAL JOURNAL OF ADVANCED AND APPLIED SCIENCES, 2023, 10 (02): : 107 - 112
  • [47] The Improvement and Implementation of Examinee Identification Algorithm Based on the Video Surveillance
    Liu, Huijuan
    Li, Yuhui
    Li, Bo
    Yang, Fan
    Ding, Yi
    MECHATRONICS ENGINEERING, COMPUTING AND INFORMATION TECHNOLOGY, 2014, 556-562 : 2838 - 2840
  • [48] Video Coding Algorithm for Video Sequences with Abrupt Luminance Change
    Kim, Sang Hyun
    PROCEEDINGS OF WORLD ACADEMY OF SCIENCE, ENGINEERING AND TECHNOLOGY, VOL 18, 2006, 18 : 185 - 188
  • [49] An efficient HW/SW implementation of the H.263 video coder in FPGA
    Ben Atitallah, A.
    Kadionik, P.
    Ghozzi, F.
    Nouel, P.
    Masmoudi, N.
    Levi, H.
    2006 13TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3, 2006, : 814 - +
  • [50] An efficient algorithm to construct reduced visibility graph and its FPGA implementation
    Priya, TK
    Sridharan, K
    17TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: DESIGN METHODOLOGIES FOR THE GIGASCALE ERA, 2004, : 1057 - 1062