Voltage balancing control of input voltage source employing series-connected capacitors in 7-level PWM inverter

被引:0
|
作者
Kim J.-S. [2 ]
Kang F.-S. [1 ]
机构
[1] Dept. of Electrical and Electronic Engineering, Hanbat National University
[2] Dept. of Control and Instrumentation Engineering, Hanbat National University
关键词
Capacitor; Multilevel inverter; Voltage imbalance;
D O I
10.5370/KIEE.2018.67.2.209
中图分类号
学科分类号
摘要
This paper present a 7-level PWM inverter adopting voltage balancing control to series-connected input capacitors. The prior proposed 7-level PWM inverter consists of dc input source, three series-connected capacitors, two bidirectional switch modules, and an H-bridge. This circuit topology is useful to increase the number of output voltage levels, however it fails to generate 7-level in output voltage without consideration for voltage balancing among series-connected capacitors. Capacitor voltage imbalance is caused on the different period between charging and discharging of capacitor. To solve this problem, we uses the amplitude modulation of carrier wave, which is used to produce the center output voltage level. To verify the validity of the proposed control method, we carried out computer-aided simulation and experiments using a prototype. © The Korean Institute of Electrical Engineers.
引用
收藏
页码:209 / 215
页数:6
相关论文
共 50 条
  • [41] Voltage Balancing Control of Series-Connected SiC MOSFETs by Using Energy Recovery Snubber Circuits
    Zhang, Fan
    Yang, Xu
    Chen, Wenjie
    Wang, Laili
    IEEE TRANSACTIONS ON POWER ELECTRONICS, 2020, 35 (10) : 10200 - 10212
  • [42] An Adaptive Driving Signals Delay Control for Voltage Balancing of Multiple Series-Connected SiC MOSFETs
    Zhao, Min
    Lin, Hua
    Wang, Tao
    2022 IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION, APEC, 2022, : 1619 - 1624
  • [43] Harmonic characteristic analysis based on a three-phase tripled series-connected voltage source inverter
    Shanghai University, Shanghai 200072, China
    Diangong Jishu Xuebao, 2007, 7 (58-63):
  • [44] Multilevel selective harmonic elimination PWM technique in series-connected voltage inverters
    Li, L
    Czarkowski, D
    Liu, YG
    Pillay, P
    IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 2000, 36 (01) : 160 - 170
  • [45] Multilevel selective harmonic elimination PWM technique in series-connected voltage inverters
    Li, L
    Czarkowski, D
    Liu, Y
    Pillay, P
    CONFERENCE RECORD OF THE 1998 IEEE INDUSTRY APPLICATIONS CONFERENCE, VOLS 1-3, 1998, : 1454 - 1461
  • [46] Quasi-two-level method as an universal approach for voltage balancing of series-connected SiC MOSFETs
    Kopacz, Rafal
    PRZEGLAD ELEKTROTECHNICZNY, 2024, 100 (03): : 14 - 18
  • [47] Transformerless Bidirectional PWM Converter Integrating Voltage Multiplier-Based Cell Voltage Equalizer for Series-Connected Electric Double-Layer Capacitors
    Yashiro, Kazuki
    Uno, Masatoshi
    IEEE TRANSACTIONS ON POWER ELECTRONICS, 2019, 34 (05) : 4304 - 4315
  • [48] 7-Level Cascade Multilevel Inverter Using a Single DC Source and Minimum THD of Output Voltage
    Manafi, Hassan
    Ebrahimian, Homayoun
    Salimi, Mahdi
    2015 International Symposium on Smart Electric Distribution Systems and Technologies (EDST), 2015, : 390 - 393
  • [49] Control of Three Phase 7-Level CHB Voltage-Source Active Rectifier
    Blahnik, Vojtech
    Talla, Jakub
    Kosan, Tomas
    Peroutka, Zdenek
    2015 INTERNATIONAL CONFERENCE ON APPLIED ELECTRONICS (AE), 2015, : 7 - 10
  • [50] Study of Voltage Balancing Techniques for Series-Connected Insulated Gate Power Devices
    Pawaskar, Vaibhav Uttam
    Gohil, Ghanshyamsinh
    Balsara, Poras T.
    IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN POWER ELECTRONICS, 2022, 10 (02) : 2380 - 2394