Phase Error Features of Grid-tied Inverter Based on Power Synchronization Control

被引:0
|
作者
Hou C. [1 ]
Liu A. [2 ]
Zhu M. [1 ]
Wu Z. [3 ]
机构
[1] Key Lab of Control of Power Transmission and Conversion, Ministry of Education, Shanghai Jiao Tong University, Minhang District, Shanghai
[2] College of Smart Energy, Shanghai Jiao Tong University, Minhang District, Shanghai
[3] Suzhou Power Supply Company, State Grid Jiangsu Electric Power Company, Jiangsu Province, Suzhou
关键词
inverter; phase error; phase-locked loop (PLL); power synchronization control;
D O I
10.13334/j.0258-8013.pcsee.230001
中图分类号
学科分类号
摘要
In the grid-connected inverter, the grid synchronization mechanism represented by phase-locked loop (PLL) is widely used. However, the introduction of PLL has a potential to degrade the system stability. Because of this phenomenon, the control strategy without PLL including power synchronization control (PSC) has received significant attention. When it comes to the synchronization characteristic of PSC, the existing research lacks phase error model under the condition of perturbation. And the discrepancy between the synchronization characteristic of PSC and PLL has not been clarified. In order to solve this problem, this paper derives the phase error model of PSC under the condition of perturbation and conducts a theoretical analysis of the impact that control parameters exert on the PSC phase error. Based on the built model, the difference of phase error between PSC and traditional PLL is compared under the same bandwidth. The simulation and experiment results prove the correctness of PSC phase error model and show that under the same bandwidth, the synchronization of PSC is superior to PLL. The results of this paper provide reference for the parameter design and synchronization analysis of PSC loop. ©2024 Chin.Soc.for Elec.Eng.
引用
收藏
页码:1962 / 1973
页数:11
相关论文
共 27 条
  • [1] HU Jiabing, YUAN Xiaoming, CHENG Shijie, Multi-time scale transients in power-electronized power systems considering multi-time scale switching control schemes of power electronics apparatus [J], Proceedings of the CSEE, 39, 18, pp. 5457-5467, (2019)
  • [2] WU Guanglu, ZHOU Xiaoxin, WANG Shanshan, Analytical research on the mechanism of the interaction between PLL and inner current loop when VSC-HVDC connected to weak grid[J], Proceedings of the CSEE, 38, 9, pp. 2622-2633, (2018)
  • [3] SCHWEIZER M,, ALMER S, PETTERSSON S, Grid-forming vector current control[J], IEEE Transactions on Power Electronics, 37, 11, pp. 13091-13106, (2022)
  • [4] RAAB S, KRAMER A, ACKVA A., Determination of RMS current load on the DC-link capacitor of voltage source converters using direct current control[J], IEEE Transactions on Power Electronics, 36, 1, pp. 968-977, (2021)
  • [5] YANG Ling, CHEN Yandong, ZHOU Leming, Effect of phase locked loop on the small-signal perturbation modeling and stability analysis for three-phase LCL-type grid-connected inverter in weak grid[J], Proceedings of the CSEE, 38, 13, pp. 3792-3804, (2018)
  • [6] Ming YANG, ZHAO Yueyuan, YANG Jie, A new phase-locked loop design scheme to improve the robustness of LCL filtered grid-connected inverters under high permeability[J], Proceedings of the CSEE, 43, 10, pp. 3938-3949, (2023)
  • [7] Bo WEN, Dong DONG, BOROYEVICH D, Impedance-based analysis of grid-synchronization stability for three-phase paralleled converters[J], IEEE Transactions on Power Electronics, 31, 1, pp. 26-38, (2016)
  • [8] HOU Chuanchuan, ZHU Miao, LIU Chun, Harmonic amplification mechanism and application of grid-tied VSI[J], Proceedings of the CSEE, 42, 17, pp. 6398-6409, (2022)
  • [9] Pengfei HU, Zheng CHEN, Yanxue YU, On transient instability mechanism of PLL-based VSC connected to a weak grid[J], IEEE Transactions on Industrial Electronics, 70, 4, pp. 3836-3846, (2023)
  • [10] HUANG Linbin, XIN Huanhai, Zhiyi LI, Grid-synchronization stability analysis and loop shaping for PLL-based power converters with different reactive power control[J], IEEE Transactions on Smart Grid, 11, 1, pp. 501-516, (2020)