Design Methodology of LC-Simulation Type Filters Using OTAs to Minimize Output Noise

被引:0
|
作者
Takagi S. [1 ]
Sato H. [1 ]
机构
[1] Department of Information and Communication Engineering, School of Engineering, Tokyo Institute of Technology, 2-12-1, Ookayama, Meguro-ku, Tokyo
关键词
LC simulation; OTA-C filter; Output noise;
D O I
10.1541/ieejeiss.141.44
中图分类号
学科分类号
摘要
This paper proposes a design methodology of LC-simulation type filters using operational transconductance amplifiers in order to minimize filter output noise. Comparison between the proposed method and a conventional one is shown. Simulation results demonstrate validity of the proposed method. c 2021 The Institute of Electrical Engineers of Japan.
引用
收藏
页码:44 / 49
页数:5
相关论文
共 50 条
  • [21] The design of log-domain filters based on the operational simulation of LC ladders
    Perry, D
    Roberts, GW
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1996, 43 (11): : 763 - 774
  • [22] The Optimum Design Methodology of Low-Phase-Noise LC-VCO Using Multiple-Divide Technique
    Hara, Shoichi
    Murakami, Rui
    Okada, Kenichi
    Matsuzawa, Akira
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2010, E93A (02) : 424 - 430
  • [23] RC ACTIVE FILTERS USING GROUNDED ACTIVE IMMITTANCES BASED ON SIMULATION OF LC LADDER FILTERS.
    Fujii, Nobuo
    Transactions of the Institute of Electronics and Communication Engineers of Japan. Section E, 1982, E 65 (08): : 445 - 450
  • [24] Constant output characteristics and design methodology of double side LC compensated capacitive power transfer
    Xiong, Qiao
    Shao, Ying
    Sun, Pan
    Sun, Jun
    Rong, Enguo
    Liang, Yan
    SCIENTIFIC REPORTS, 2022, 12 (01)
  • [25] Constant output characteristics and design methodology of double side LC compensated capacitive power transfer
    Qiao Xiong
    Ying Shao
    Pan Sun
    Jun Sun
    Enguo Rong
    Yan Liang
    Scientific Reports, 12
  • [26] A NOVEL POWER NOISE SIMULATION METHODOLOGY FOR CHIP DESIGN USING WAFER LEVEL CHIP SCALE PACKAGING
    Wu, Yipin
    Hao, Zhigang
    Han, Jingchun
    Tsai, Joy
    2014 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2014,
  • [27] Design of class AB output stages using the structural methodology
    Ivanov, V
    Filanovsky, I
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1, PROCEEDINGS, 2004, : 721 - 724
  • [28] Novel First-order and Second-Order Current mode filters using dual-output OTAs and Grounded capacitors
    Kamat, Dattaguru V.
    Mohan, P. V. Ananda
    Prabhu, K. Gopalakrishna
    2008 IEEE REGION 10 CONFERENCE: TENCON 2008, VOLS 1-4, 2008, : 804 - +
  • [29] DESIGN OF KALMAN FILTERS USING SIGNAL-MODEL OUTPUT STATISTICS
    SON, LH
    ANDERSON, BD
    PROCEEDINGS OF THE INSTITUTION OF ELECTRICAL ENGINEERS-LONDON, 1973, 120 (02): : 312 - 318
  • [30] Sizing of Power Electronics EMC Filters Using Design by Optimization Methodology
    Schanen, J. L.
    Baraston, A.
    Delhommais, M.
    Zanchetta, P.
    Boroyevitch, D.
    2016 7TH POWER ELECTRONICS AND DRIVE SYSTEMS & TECHNOLOGIES CONFERENCE (PEDSTC), 2016, : 279 - 284