Design and Analysis of Nanosheet Field-Effect Transistor for High-Speed Switching Applications

被引:0
|
作者
Kumar R. [1 ]
Kumar E.S. [2 ]
Vijayalakshmi S. [3 ]
Prasad D. [4 ]
Mohamedyaseen A. [5 ]
Choubey S.B. [6 ]
Vignesh N.A. [7 ]
Johnson Santhosh A. [8 ]
机构
[1] Department of Electronics and Communication Engineering, Jaypee University of Engineering and Technology, Guna
[2] Department of Electronics and Communication Engineering, Gnanamani College of Technology, Namakkal
[3] Department of Electronics and Communication Engineering, Sona College of Technology, Salem
[4] Department of Electronics and Communication Engineering, Sasi Institute of Technology and Engineering, Tadepalligudem
[5] Department of Electronics and Communication Engineering, Excel Engineering College, Namakkal
[6] Department of Electronics and Communication Engineering, Sreenidhi Institute of Science and Technology, Hyderabad
[7] Department of Electronics and Communication Engineering, Gokaraju Rangaraju Institute of Engineering and Technology, Hyderabad
[8] Faculty of Mechanical Engineering, Jimma Institute of Technology, Jimma University, Jimma
关键词
D O I
10.1155/2023/6460617
中图分类号
学科分类号
摘要
Self-heating effects and short channel effects are unappealing side effects of multigate devices like gate-all-around nanowire-field-effect transistors (FETs) and fin FETs, limiting their performance and posing reliability difficulties. This paper proposes the use of the novel nanosheet FET (NsFET) for complementary metal-oxide semiconductor technology nodes that are changing. Design guidelines and basic measurements for the sub-nm node are displayed alongside a brief introduction to the roadmap to the sub-nm regime and electronic market. The device had an ION/IOFF ratio of more than 105, according to the proposed silicon-based NsFET. For low-power and high-switching applications, the results were verified and achieved quite well. When an NS width increases, although, the threshold voltage (Vth) tends to fall, resulting in a loss in subthreshold effectiveness. Furthermore, the proposed device performance, like subthreshold swing ION/IOFF, was studied with a conventional 2D FET. Hence, the proposed NsFET can be a frontrunner for ultra-low power and high-speed switching applications. © 2023 Ravi Kumar et al.
引用
收藏
相关论文
共 50 条
  • [31] FIELD-EFFECT TRANSISTOR TRANSIENT ANALYSIS
    TROFIMENKOFF, FN
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1965, 18 (04) : 313 - +
  • [32] PLACEMENT FOR FIELD-EFFECT TRANSISTOR DESIGN.
    Hanan, M.
    Ruehli, A.E.
    IBM Technical Disclosure Bulletin, 1973, 16 (07): : 2413 - 2415
  • [33] DESIGN THEORY OF A SURFACE FIELD-EFFECT TRANSISTOR
    IHANTOLA, HKJ
    MOLL, JL
    SOLID-STATE ELECTRONICS, 1964, 7 (06) : 423 - 430
  • [34] COMPARATIVE LOGIC RATINGS FOR CURRENT HIGH-SPEED FIELD-EFFECT TRANSISTORS
    GIACOLETTO, LJ
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1986, 33 (11) : 1835 - 1836
  • [35] SWITCHING TIMES OF A MODERATE POWER GAAS FIELD-EFFECT TRANSISTOR
    NAPOLI, LS
    REICHERT, WF
    DEBRECHT, RE
    DREEBEN, AB
    RCA REVIEW, 1971, 32 (04): : 645 - &
  • [36] Quantum transport and minimum switching voltage in a field-effect transistor
    Willander, M
    Fu, Y
    Nilsson, O
    ULTRAFAST PHENOMENA IN SEMICONDUCTORS, 1999, 297-2 : 3 - 10
  • [37] HIGH-SPEED, HIGH-CURRENT FIELD SWITCHING
    SHIN, SH
    HALPERN, T
    RACCAH, PM
    BULLETIN OF THE AMERICAN PHYSICAL SOCIETY, 1975, 20 (03): : 382 - 382
  • [38] Performance Analysis of Doping Less Nanotube Tunnel Field Effect Transistor for High Speed Applications
    Arun Jayakar, S.
    Rajesh, T.
    Vignesh, N. A.
    Kanithan, S.
    SILICON, 2022, 14 (12) : 7297 - 7304
  • [39] Performance Analysis of Doping Less Nanotube Tunnel Field Effect Transistor for High Speed Applications
    S. Arun jayakar
    T. Rajesh
    N. A. Vignesh
    S. Kanithan
    Silicon, 2022, 14 : 7297 - 7304
  • [40] A HIGH IMPEDANCE FIELD-EFFECT SILICON TRANSISTOR
    PEARSON, GL
    PHYSICAL REVIEW, 1953, 90 (02): : 336 - 336