Design and Implementation of Integration Padding Reconfigurable Hash Algorithm Circuit

被引：0
|
作者：
Chen T. [1 ]
Lian Y. [1 ]
Li W. [1 ]
Nan L. [1 ]
机构：
[1] College of Cryptography Engineering, Information Engineering University, Zhengzhou
来源：
Beijing Ligong Daxue Xuebao/Transaction of Beijing Institute of Technology | 2021年 / 41卷 / 06期
关键词：
Hash algorithm; Padding; Reconfigurable; Reuse;
D O I：
10.15918/j.tbit1001-0645.2020.105
中图分类号：
学科分类号：
摘要：
In view of the lack of filling circuits in the implementation of existing domestic hash algorithms, and the existing designs do not support the SHA3 algorithm standard, a complete circuit was designed to support 11 common hash algorithms in 5 categories, including MD5, SHA1, SM3, SHA2 and SHA3 series. Firstly, analyzing 2 types of filling rules and 6 filling bit widths, the filling process was arranged with different states. Then, considering the characteristics of each arithmetic operation circuit and the reuse of operation unit resources, a reconfigurable operation circuit was designed. Finally, a complete circuit was integrated from algorithm filling to output. Compared with the software filling method under the synthesis of 55nm process library, the performance of SM3, SHA2_384, and SHA2_512 can be improved by 11%, 22% and 22% respectively. © 2021, Editorial Department of Transaction of Beijing Institute of Technology. All right reserved.
引用
收藏
页码：671 / 678
页数：7
相关论文
共 17 条
  • [11] EL M S, Fettach M, Tragha A., High throughput implementation of SHA3 hash algorithm on field programmable gate array(FPGA), Microelectronics Journal, 93, (2019)
  • [12] WONG M M, HAJ-YAHYA J, SAU S, Et al., A new high throughput and area efficient SHA-3 implementation, 2018 IEEE International Symposium on Circuits and Systems(ISCAS), pp. 1-5, (2018)
  • [13] LIU Heng, HUANG Kai, XIU Siwen, Et al., Design of reconfigurable hardware architecture with multiple hash algorithms, Computer Engineering and Science, 38, 3, pp. 411-417, (2016)
  • [14] ZHU Ninglong, DAI Zibin, ZHANG Lichao, Et al., Hardware reconfigurable design and implementation of SM3 and SHA-2 series algorithms, Microelectronics, 6, pp. 777-780, (2015)
  • [15] LI Miao, XU Jinfu, DAI Zibin, Et al., Design and implementation of reconfigurable hash function crypto chip, Computer Engineering, 36, 6, pp. 131-132, (2010)
  • [16] ALGREDO-BADILLO I, FEREGRINO-URIBE C, CUMPLIDO R, Et al., FPGA-based implementation alternatives for the inner loop of the Secure Hash algorithm SHA-256, Microprocessors and Microsystems, 37, 6-7, pp. 750-757, (2013)
  • [17] MICHAIL H E, ATHANASIOU G S, THEODORIDIS G, Et al., Design and implementation of totally-self checking SHA-1 and SHA-256 hash functions' architectures, Microprocessors and Microsystems, 45, pp. 227-240, (2016)
12