Latest trend and prospect of JTAG boundary scan test

被引：0

作者：

机构：

来源：

Journal of Japan Institute of Electronics Packaging | 2020年 / 23卷 / 01期

关键词：

D O I：

10.5104/jiep.23.99

中图分类号：

学科分类号：

摘要：

[No abstract available]

引用

页码：99 / 102

页数：3

共 50 条

[31] Design for boundary-scan test
Journal of Japan Institute of Electronics Packaging, 2020, 23 (03) : 243 - 247
[32] Working with boundary-scan test
Electronic Products (Garden City, New York), 1993, 35 (10):
[33] Expanding boundary scan test in general test platforms
Zhang, H
Guo, XR
ICEMI'2001: FIFTH INTERNATIONAL CONFERENCE ON ELECTRONIC MEASUREMENT AND INSTRUMENTS, VOL 1, CONFERENCE PROCEEDINGS, 2001, : 476 - 479
[34] Hierarchical test approach using boundary scan test
Hasan, MZ
Siddiqi, MU
2000 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS, PROCEEDINGS, 2000, : 261 - 266
[35] Test data decompression for multiple scan designs with boundary scan
Rajski, J
Tyszer, J
Zacharia, N
IEEE TRANSACTIONS ON COMPUTERS, 1998, 47 (11) : 1188 - 1200
[36] SCAN WILL MARK THE ROUTE TO NAT SEMIS JTAG
不详
ELECTRONIC ENGINEERING, 1993, 65 (797): : 27 - 27
[37] Reusable Embedded Debugger for 32bit RISC processor using the JTAG boundary scan architecture
Jung, DY
Kwak, SH
Lee, MK
2002 IEEE ASIA-PACIFIC CONFERENCE ON ASIC PROCEEDINGS, 2002, : 209 - 212
[38] Improve the Testability with In-Circuit Test and Boundary Scan Test
Mizuno T.
Journal of Japan Institute of Electronics Packaging, 2021, 24 (07) : 653 - 658
[39] Board testing for boundary scan test port
Zang, Chunhua
Shu Ju Cai Ji Yu Chu Li/Journal of Data Acquisition & Processing, 1998, 13 (01): : 46 - 50
[40] Boundary-Scan Technology for Chiplet Test
Kameyama S.
Journal of Japan Institute of Electronics Packaging, 2024, 27 (04) : 319 - 324

← 1 2 3 4 5 →