共 50 条
- [21] The Impact of Fin/Sidewall/Gate Line Edge Roughness on Trapezoidal Bulk FinFET Devices 2014 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES (SISPAD), 2014, : 281 - 284
- [22] Gate-overlapped-source Heterojunction Tunnel Tri-gate FinFET PROCEEDINGS OF 2ND INTERNATIONAL CONFERENCE ON 2017 DEVICES FOR INTEGRATED CIRCUIT (DEVIC), 2017, : 561 - 564
- [25] Surface roughness limited mobility in multi-gate FETs with arbitrary cross-section 2016 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2016,
- [26] Critical parameters of gate control in NC-FinFET on GaAs Journal of Computational Electronics, 2023, 22 : 164 - 177
- [27] Measurement of a cross-section for single-event gate rupture in power MOSFET's IEEE Electron Device Lett, 4 (163-165):
- [30] RF Analysis of a Fully Gate Covered Junctionless FinFET for Improved Performance PROCEEDINGS OF 3RD IEEE CONFERENCE ON VLSI DEVICE, CIRCUIT AND SYSTEM (IEEE VLSI DCS 2022), 2022, : 93 - 97