A trapezoidal cross-section stacked gate FinFET with gate extension for improved gate control

被引:0
|
作者
Mangesh S. [1 ]
Chopra P. [2 ]
Saini K.K. [3 ]
机构
[1] Dr. APJ Abdul Kalam Technical University, Lucknow
[2] Ajay Kumar Garg Engineering College, Ghaziabad
[3] National Physical Laboratories, New Delhi
关键词
Drain induced barrier lowering (DIBL); Gate induced drain leakage (GIDL); Silicon on-insulator (SOI); Subthreshold swing (SS);
D O I
10.14569/IJACSA.2019.0100125
中图分类号
学科分类号
摘要
An improved trapezoidal pile gate bulk FinFET device is implemented with an extension in the gate for enhancing the performance. The novelty in the design is trapezoidal cross-section FinFET with stacked metal gate along with extension on both sides. Such improved device structure with additional process cost exhibits significant enhancement in the performance metrics specially in terms of leakage current behavior. The simulation study proves the suitability of the device for low power applications with improved on/off current ratio, subthreshold swing (SS), drain induced barrier lowering (DIBL), Gate Induced Drain Leakage (GIDL) uniform distribution of electron charge density along the channel and effects of Augur recombination within the channel. © 2018 The Science and Information (SAI) Organization Limited.
引用
收藏
页码:189 / 194
页数:5
相关论文
共 50 条
  • [1] A Trapezoidal Cross-Section Stacked Gate FinFET with Gate Extension for Improved Gate Control
    Mangesh, Sangeeta
    Chopra, Pradeep
    Saini, Krishan K.
    INTERNATIONAL JOURNAL OF ADVANCED COMPUTER SCIENCE AND APPLICATIONS, 2019, 10 (01) : 189 - 194
  • [2] Stacked Gate FinFET with Gate Extension for Improved Gate Control
    Sangeeta Mangesh
    Chopra P.
    Saini K.
    Russian Microelectronics, 2018, 47 (6) : 443 - 448
  • [3] Analysis of Extended Pile Gate Trapezoidal Bulk FinFET
    Mangesh, Sangeeta
    Chopra, P. K.
    Saini, K. K.
    IETE JOURNAL OF RESEARCH, 2021, 67 (06) : 945 - 950
  • [4] Dual-material gate dual-stacked gate dielectrics gate-source overlap tri-gate germanium FinFET: analysis and application
    Rajashree Das
    Srimanta Baishya
    Indian Journal of Physics, 2019, 93 : 197 - 205
  • [5] Dual-material gate dual-stacked gate dielectrics gate-source overlap tri-gate germanium FinFET: analysis and application
    Das, R.
    Baishya, S.
    INDIAN JOURNAL OF PHYSICS, 2019, 93 (02) : 197 - 205
  • [6] Influence of gate engineering on the optical characteristics of a gate FinFET
    Ramesh, R.
    Madheswaran, M.
    Kannan, K.
    OPTIK, 2014, 125 (17): : 4916 - 4923
  • [7] A Metal Gate Height Variation Control Method by the Metal Gate Etch at the FinFET Technology
    Tu, Wutao
    Wang, Yan
    Qiu, Jing
    Zhang, Haiyang
    2022 33RD ANNUAL SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE (ASMC), 2022,
  • [8] Improved Tri-Gate FinFET Transistor with InGaAs
    Sharma, Baldeo Sharan
    Bhat, M. S.
    2017 INTERNATIONAL CONFERENCE ON INNOVATIONS IN INFORMATION, EMBEDDED AND COMMUNICATION SYSTEMS (ICIIECS), 2017,
  • [9] Fringing Gate Capacitance Model for Triple-Gate FinFET
    Salas, S.
    Tinoco, J. C.
    Martinez-Lopez, A. G.
    Alvarado, J.
    Raskin, J. -P.
    2013 IEEE 13TH TOPICAL MEETING ON SILICON MONOLITHIC INTEGRATED CIRCUITS IN RF SYSTEMS (SIRF), 2013, : 90 - 92
  • [10] Effects of Gate Process on NBTI Characteristics of TiN Gate FinFET
    Kim, Jin Ju
    Cho, Moonju
    Pantisano, Luigi
    Chiarella, Thomas
    Togo, Mitsuhiro
    Horiguchi, Naoto
    Groeseneken, Guido
    Lee, Byoung Hun
    2012 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2012,