A PCA Acceleration Algorithm For WiFi Sensing And Its Hardware Implementation

被引:0
|
作者
Wang, He [1 ]
Wang, Qitong [1 ]
Huang, Leilei [1 ]
Shi, Chunqi [2 ]
Zhang, Runxi [1 ]
机构
[1] East China Normal Univ, Inst Microelect Circuits & Syst, Shanghai, Peoples R China
[2] East China Normal Univ, Shanghai Key Lab Multidimens Informat Proc, Shanghai 200241, Peoples R China
关键词
WiFi sensing; PCA; Acceleration algorithm; Hardware architecture;
D O I
10.1109/ISCAS58744.2024.10557859
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
Currently, we are entering the wearable internet era. The use of WiFi signals to perceive human activities or changes in vital signs has gradually become a topic that people are enthusiastic about. Principal Component Analysis (PCA), as a universal data dimensionality reduction algorithm, has been widely applied in the field ofWiFi sensing. It is utilized to expedite data processing time and enhance real-time detection capabilities. This paper proposes an acceleration algorithm for PCA in the field of WiFi sensing along with its corresponding hardware architecture. The experimental results indicate that the accuracy of this algorithm can reach 0.9965, and the processing time is approximately 10 ms. Based on the TSMC 22nm technology, the Design Complier (DC) results show that the data throughput of this hardware architecture can reach 24 Gbps@800M, with a gate count of 7571, and the power consumption is 1.6321mW.
引用
收藏
页数:5
相关论文
共 50 条
  • [41] Efficient algorithm for automatic road sign recognition and its hardware implementation
    Souani, Chokri
    Faiedh, Hassene
    Besbes, Kamel
    JOURNAL OF REAL-TIME IMAGE PROCESSING, 2014, 9 (01) : 79 - 93
  • [42] ProFAX: a hardware acceleration of a protein folding algorithm
    Guidi, Giulia
    Di Tucci, Lorenzo
    Santambrogio, Marco D.
    2016 IEEE 2ND INTERNATIONAL FORUM ON RESEARCH AND TECHNOLOGIES FOR SOCIETY AND INDUSTRY LEVERAGING A BETTER TOMORROW (RTSI), 2016, : 205 - 210
  • [43] Hardware Acceleration of Decision Tree Learning Algorithm
    Zoulkarni, Asim
    Kachris, Christoforos
    Soudris, Dimitrios
    2020 9TH INTERNATIONAL CONFERENCE ON MODERN CIRCUITS AND SYSTEMS TECHNOLOGIES (MOCAST), 2020,
  • [44] A new line clipping algorithm with hardware acceleration
    Skala, V
    COMPUTER GRAPHICS INTERNATIONAL, PROCEEDINGS, 2004, : 270 - 273
  • [45] A Novel Method for Hardware Acceleration of Convex Hull Algorithm on Reconfigurable Hardware
    Min, Kris
    Ly, Brenda
    Garner, Joshua
    Mirzaei, Shahnam
    2020 IEEE 33RD INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2020, : 78 - 83
  • [46] Hardware Acceleration Design and Implementation for Inertial Navigation Applications
    Bouzid, Ahmed
    Vasarhelyi, Jozsef
    2018 19TH INTERNATIONAL CARPATHIAN CONTROL CONFERENCE (ICCC), 2018, : 15 - 18
  • [47] Digital Hardware Acceleration for Neural Networks: Implementation Considerations
    Petrot, Frederic
    PROCEEDINGS OF THE 2023 34TH INTERNATIONAL WORKSHOP ON RAPID SYSTEM PROTOTYPING, RSP 2023, 2023,
  • [48] Efficient FPGA Implementation of Feedback Perceptron for Hardware Acceleration
    Mohaidat, Tamador
    Syed, Azeemuddin
    Alqodah, Mohammed
    Khalil, Kasem
    2024 IEEE 3RD INTERNATIONAL CONFERENCE ON COMPUTING AND MACHINE INTELLIGENCE, ICMI 2024, 2024,
  • [49] THE FIRST HARDWARE MSC ALGORITHM IMPLEMENTATION
    Fabera, V.
    Musil, T.
    Rada, J.
    NEURAL NETWORK WORLD, 2017, 27 (06) : 541 - 555
  • [50] Hardware implementation of a novel inversion algorithm
    Naseer, M
    Savas, E
    PROCEEDINGS OF THE 46TH IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS & SYSTEMS, VOLS 1-3, 2003, : 798 - 801