Implementation and integration of NTT/INTT accelerator on RISC-V for CRYSTALS-Kyber

被引:1
|
作者
Dolmeta, Alessandra [1 ]
Martina, Maurizio [1 ]
Valpreda, Emanuele [1 ]
Masera, Guido [1 ]
机构
[1] Politecn Torino, Turin, Italy
来源
PROCEEDINGS OF THE 21ST ACM INTERNATIONAL CONFERENCE ON COMPUTING FRONTIERS 2024-WORKSHOPS AND SPECIAL SESSIONS, CF 2024 COMPANION | 2024年
关键词
Post-Quantum cryptography; CRYSTALS-Kyber; Keccak; RISC-V;
D O I
10.1145/3637543.3652872
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
This paper presents a comprehensive study on the implementation of a RISC-V-based memory-mapped accelerator designed for Number Theoretic Transform (NTT) and Inverse Number Theoretic Transform (INTT) operations within the context of the post-quantum cryptographic algorithm CRYSTALS-Kyber. The primary focus lies in the performance evaluation of the algorithm, with a particular emphasis on minimizing the overhead associated with transferring data between the core and the implemented IP. The analysis includes a deep dive into the intricacies of data transfer, leveraging Direct Memory Access (DMA) to efficiently reduce overhead. The evaluation results show that our approach, when applied to a X-HEEP core, achieves up to 15.7x and 19.6x improvement in cycle count for NTT and INTT respectively, compared to the base software implementation. To this end, we also demonstrate the efficacy of the proposed memory-mapped accelerator in enhancing the overall performance of CRYSTALS-Kyber, thereby contributing to the advancement of secure cryptographic systems in the post-quantum era.
引用
收藏
页码:59 / 62
页数:4
相关论文
共 50 条
  • [41] A High-Speed NTT-Based Polynomial Multiplication Accelerator with Vector Extension of RISC-V for Saber Algorithm
    Kuang, Honglin
    Zhao, Yifan
    Han, Jun
    2022 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, APCCAS, 2022, : 592 - 595
  • [42] Basic Math Library Implementation for RISC-V
    Li F.
    Guo S.-Z.
    Hao J.-W.
    Hou M.
    Song G.-H.
    Xu J.-C.
    Tien Tzu Hsueh Pao/Acta Electronica Sinica, 2024, 52 (05): : 1633 - 1647
  • [43] Design and Implementation of a Secure RISC-V Microprocessor
    Stangherlin, Kleber
    Sachdev, Manoj
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2022, 30 (11) : 1705 - 1715
  • [44] A pure hardware implementation of CRYSTALS-KYBER PQC algorithm through resource reuse
    Huang, Yiming
    Huang, Miaoqing
    Lei, Zhongkui
    Wu, Jiaxuan
    IEICE ELECTRONICS EXPRESS, 2020, 17 (17):
  • [45] A pure hardware implementation of CRYSTALS-KYBER PQC algorithm through resource reuse
    Huang Y.
    Huang M.
    Lei Z.
    Wu J.
    Lei, Zhongkui (leizhongkui@nuaa.edu.cn), 1600, Institute of Electronics Information Communication Engineers (17)
  • [46] Design and Implementation of Low-Power IoT RISC-V Processor with Hybrid Encryption Accelerator
    Yang, Sen
    Shao, Lian
    Huang, Junke
    Zou, Wanghui
    ELECTRONICS, 2023, 12 (20)
  • [47] A Shared Key Recovery Attack on a Masked Implementation of CRYSTALS-Kyber's Encapsulation Algorithm
    Wang, Ruize
    Dubrova, Elena
    FOUNDATIONS AND PRACTICE OF SECURITY, PT I, FPS 2023, 2024, 14551 : 424 - 439
  • [48] TIGRA: A Tightly Integrated Generic RISC-V Accelerator Interface
    Green, Brad
    Todd, Dillon
    Calhoun, Jon C.
    Smith, Melissa C.
    2021 IEEE INTERNATIONAL CONFERENCE ON CLUSTER COMPUTING (CLUSTER 2021), 2021, : 779 - 782
  • [49] A Side-Channel Attack on a Higher-Order Masked CRYSTALS-Kyber Implementation
    Wang, Ruize
    Brisfors, Martin
    Dubrova, Elena
    APPLIED CRYPTOGRAPHY AND NETWORK SECURITY, ACNS 2024, PT III, 2024, 14585 : 301 - 324
  • [50] Breaking a Fifth-Order Masked Implementation of CRYSTALS-Kyber by Copy-Paste
    Dubrova, Elena
    Ngo, Kalle
    Gartner, Joel
    Wang, Ruize
    PROCEEDINGS OF THE 10TH ACM ASIA PUBLIC-KEY CRYPTOGRAPHY WORKSHOP, APKC 2023, 2023, : 10 - 20