共 50 条
- [21] Reliability and Parametric Study on Chip Scale Package Under Board-Level Drop Test IMPACT: 2009 4TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE, 2009, : 470 - 473
- [23] Dynamic response of a board-level electronic package under drop impact load J Vib Shock, 2008, 6 (108-113):
- [24] Failure Mechanism of Stacked CSP Module under Board-Level Drop Impact 2009 IEEE 59TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, VOLS 1-4, 2009, : 2039 - 2045
- [28] Correlation between package-level ball impact test and board-level drop test PROCEEDINGS OF THE 7TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, VOLS. 1 AND 2, 2005, : 270 - 275
- [29] Board Level Drop Impact Reliability Analysis for Compliant Wafer Level Package through Modeling Approaches 2009 INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING (ICEPT-HDP 2009), 2009, : 322 - 326
- [30] Effects of Different Kinds of Underfills and Temperature–Humidity Treatments on Drop Reliability of Board-Level Packages Journal of Electronic Materials, 2011, 40 : 224 - 231