Enhancing Board-Level Drop Impact Reliability Through Epoxy-Based Underfill Modification

被引:0
|
作者
Noh, Taejoon [1 ]
Jeong, Haksan [1 ]
Jung, Seung-Boo [1 ]
机构
[1] Sungkyunkwan Univ, Sch Adv Mat Sci & Engn, Suwon 16419, South Korea
基金
新加坡国家研究基金会;
关键词
Soldering; Substrates; Reliability; Stress; Finite element analysis; Packaging; Scanning electron microscopy; Board-level drop impact; finite element method (FEM); reliability; Sn-3.0Ag-0.5Cu (SAC305); underfill; PACKAGE;
D O I
10.1109/TCPMT.2024.3409753
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
The growing demand for compact, high-performance electronics has driven the development of advanced packaging with finer pitches. However, this progress necessitates the improvement of mechanical properties to withstand the increasingly harsh conditions of diverse applications. In this study, we conducted board-level drop impact tests using a test kit to compare soldering with and without epoxy-based underfill. We explored the effects of underfill modification with three different hardeners: amine, thiol, and peroxide. Additionally, we employed finite element analysis to simulate Von-Mises stress and investigate failure mechanisms. Our results highlight the significant enhancement of board-level drop impact reliability when underfill is used. Among the various underfills, the thiol-modified underfill demonstrated the most remarkable improvement in impact resistance. Dispensing epoxy-based underfill with a thiol hardener increased the number of drops required to cause failure by over 70 times. Notably, cracks were observed at the wafer level package component side interface in the solder, and delamination was observed at the various interfaces with underfill. The finite element analysis revealed that delamination initiates at the interfaces with underfill and subsequently propagates into the solder, as maximum stress was concentrated at the underfill corner. Ultimately, cracks began to propagate into the solder joint from the edge, resulting in overall failure. This study underscores the potential of epoxy-based underfill modification, specifically with thiol, for enhancing board-level drop impact reliability in electronic packaging.
引用
收藏
页码:1200 / 1206
页数:7
相关论文
共 50 条
  • [21] Reliability and Parametric Study on Chip Scale Package Under Board-Level Drop Test
    Sano, Masafumi
    Chou, Chan-Yen
    Hung, Tuan-Yu
    Yang, Shin-Yueh
    Huang, Chao-Jen
    Chiang, Kuo-Ning
    IMPACT: 2009 4TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE, 2009, : 470 - 473
  • [22] An approach to adjust the board-level drop test conditions to improve the correlation with product-level drop impact
    Mattila, T. T.
    Ruotoistenmaki, H.
    Raami, J.
    Hokka, J.
    Makela, M.
    Hussa, E.
    Sillanpaa, M.
    Halkola, V.
    MICROELECTRONICS RELIABILITY, 2014, 54 (04) : 785 - 795
  • [23] Dynamic response of a board-level electronic package under drop impact load
    State Key Laboratory of Mechanical System and Vibration, School of Mechanical Engineering, Shanghai Jiaotong University, Shanghai 200240, China
    J Vib Shock, 2008, 6 (108-113):
  • [24] Failure Mechanism of Stacked CSP Module under Board-Level Drop Impact
    Narravula, Vikram
    Chen, Cheng-fu
    Peterson, Daniel C.
    2009 IEEE 59TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, VOLS 1-4, 2009, : 2039 - 2045
  • [25] Board-Level Drop Impact Reliability Analysis of Dual-Side Molding System-in-Package (SiP) Modules
    Shih, Meng-Kai
    Wu, Nan-Yi
    Lai, Wei-Hong
    Chen, Tang-Yuan
    Kao, Chin-Li
    Hung, C. P.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2023, 70 (01) : 215 - 221
  • [26] Experimental and numerical analysis of BGA lead-free solder joint reliability under board-level drop impact
    Liu, Fang
    Meng, Guang
    Zhao, Mei
    Zhao, Jun feng
    MICROELECTRONICS RELIABILITY, 2009, 49 (01) : 79 - 85
  • [27] Reliability analysis and parameter optimisation of board-level BGA packaging structures under thermal-drop impact load
    Sun, Yanxi
    Zhen, Zixin
    Yang, Xuexia
    Zhu, Miao
    Chang, Chao
    SOLDERING & SURFACE MOUNT TECHNOLOGY, 2025,
  • [28] Correlation between package-level ball impact test and board-level drop test
    Yeh, CL
    Lai, YS
    Chang, HC
    Chen, TH
    PROCEEDINGS OF THE 7TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, VOLS. 1 AND 2, 2005, : 270 - 275
  • [29] Board Level Drop Impact Reliability Analysis for Compliant Wafer Level Package through Modeling Approaches
    Yuan, Chaoping
    Pan, K. L.
    Qiu, Weiyang
    Liu, Jing
    2009 INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING (ICEPT-HDP 2009), 2009, : 322 - 326
  • [30] Effects of Different Kinds of Underfills and Temperature–Humidity Treatments on Drop Reliability of Board-Level Packages
    Bo-In Noh
    Jeong-Won Yoon
    Sang-Ok Ha
    Seung-Boo Jung
    Journal of Electronic Materials, 2011, 40 : 224 - 231