Low-cost, mobile EEG hardware for SSVEP applications

被引:1
|
作者
Kancaoglu, M. [1 ]
Kuntalp, M. [1 ]
机构
[1] Dokuz Eylul Univ, Grad Sch Nat & Appl Sci, Dept Biomed Technol, Izmir, Turkiye
来源
HARDWAREX | 2024年 / 19卷
关键词
Eeg; Ssvep; Bci; Biopotential; DESIGN;
D O I
10.1016/j.ohx.2024.e00567
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The global shortage of integrated circuits due to the COVID-19 pandemic has made it challenging to build biopotential acquisition devices like electroencephalography (EEG) hardware. To address this issue, a new hardware system using common ICs has been designed, which is cost-effective, precise, and easily accessible from global distributors. The hardware system comprises 8-channel inputs EEG hardware with a mobile headset capable of acquiring 5-30Hz EEG signals. First two channels of the design is enabled for steady-state visual evoked potential (SSVEP) operations, and the remaining channels can be powered up as needed. A small 3D- printable enclosure is also designed for the hardware board, which is attached to protective glasses to be used as a head-mounted device. The board includes an additional green LED, 4 pulse width modulation (PWM) outputs for general-purpose input/output (GPIO), 2 buttons for input, and exposed programming pins and digital-to-analog converter (DAC) output from the microcontroller unit (MCU). The proposed hardware system is expected to enable students and young researchers to experiment with EEG signals, especially SSVEP, before investing in professional equipment with the availability of programming codes.
引用
收藏
页数:16
相关论文
共 50 条
  • [31] Underwater Image Enhancement on Low-Cost Hardware Platform
    Kis, Arpad
    Balta, Horia
    Ancuti, Cosmin
    PROCEEDINGS OF 63RD INTERNATIONAL SYMPOSIUM ELMAR-2021, 2021, : 97 - 100
  • [32] BUILD A SPEEDY LOW-COST GRAPHICS ACCELERATOR IN HARDWARE
    MATTISON, P
    ELECTRONIC DESIGN, 1991, 39 (09) : 101 - &
  • [33] Designing Low-Cost Hardware Accelerators for CE Devices
    Sarkar, Pallabi
    Sengupta, Anirban
    Rathlavat, Santosh
    Naskar, Mrinal Kanti
    IEEE CONSUMER ELECTRONICS MAGAZINE, 2017, 6 (04) : 140 - 149
  • [35] A low-cost hardware approach to dependability validation of IPs
    Leveugle, R
    2001 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2001, : 242 - 249
  • [36] Hardware-In-The-Loop Simulation Low-Cost Platform
    Renaux, Paulo B.
    Linhares, Robson R.
    Renaux, Douglas P. B.
    2017 VII BRAZILIAN SYMPOSIUM ON COMPUTING SYSTEMS ENGINEERING (SBESC), 2017, : 173 - 180
  • [37] EXTERNAL HARDWARE AUGMENTS LOW-COST DISPLAY CONTROLLER
    STELBRINK, J
    EDN, 1986, 31 (24) : 209 - &
  • [38] Low-Cost Hardware in the Loop Implementation of a Boost Converter
    Castro, Daniel S.
    Magossi, Rafael F. Q.
    Bastos, Renan F.
    Oliveira, Vilma A.
    Machado, Ricardo Q.
    2019 18TH EUROPEAN CONTROL CONFERENCE (ECC), 2019, : 423 - 428
  • [39] HeapCheck: Low-cost Hardware Support for Memory Safety
    Saileshwar, Gururaj
    Boivie, Rick
    Chen, Tong
    Segal, Benjamin
    Buyuktosunoglu, Alper
    ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2022, 19 (01)
  • [40] Hardware-efficient architecture of photo core transform in JPEG XR for low-cost applications
    Zhang, Shuiping
    Zhou, Huabing
    Wang, Haihui
    Hua, Xia
    2016 15TH INTERNATIONAL SYMPOSIUM ON PARALLEL AND DISTRIBUTED COMPUTING (ISPDC), 2016, : 344 - 348