COMPESCE: A Co-design Approach for Memory Subsystem Performance Analysis in HPC Many-Cores

被引：0

作者：

Portero, Antoni ^{[1
]}

Falquez, Carlos ^{[1
]}

Ho, Nam ^{[1
]}

Petrakis, Polydoros ^{[2
]}

Nassyr, Stepan ^{[1
]}

Marazakis, Manolis ^{[2
]}

Dolbeau, Romain ^{[3
]}

Cifuentes, Jorge Alejandro Nocua ^{[4
]}

Alvarez, Luis Bertran ^{[4
]}

Pleiter, Dirk ^{[5
]}

Suarez, Estela ^{[1
]}

机构：

[1] Forschungszentrum Julich, Julich Supercomp Ctr, Novel Syst Architectures Design, Julich, Germany

[2] Fdn Res & Technol Hellas FORTH, Inst Comp Sci, Iraklion, Greece

[3] SiPearl, Rennes, France

[4] ATOS, Les Clayes Sous Bois, France

[5] Royal Inst Technol, KTH, Stockholm, Sweden

来源：

ARCHITECTURE OF COMPUTING SYSTEMS, ARCS 2023 | 2023年 / 13949卷

关键词：

Co-design; HPC; Network on Chip; gem5;

D O I：

10.1007/978-3-031-42785-5_8

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

This paper explores the memory subsystem design through gem5 simulations of a non-uniform memory access (NUMA) architecture with ARM cores equipped with vector engines. And connected to a Network-on-Chip (NoC) following the Coherent Hub Interface (CHI) protocol. The study quantifies the benefits of vectorization, prefetching, and multichannel NoC configurations using a benchmark for generating memory patterns and indexed accesses. The outcomes provide insights into improving bus utilization and bandwidth and reducing stalls in the system. The paper proposes hardware/software (HW/SW) advancements to reach and use the HBM device with a higher percentage than 80% at the memory controllers in the simulated manycore system.

引用

页码：105 / 119

页数：15

共 26 条

[21] A High Performance Co-design of 26 nm 64 Gb MLC NAND Flash Memory using the Dedicated NAND Flash Controller
You, ByoungSung
Park, Jinsu
Lee, SangDon
Baek, Gwangho
Lee, Jaeho
Kim, Minsu
Kim, Jongwoo
Chung, Hyun
Jang, Eunseong
Kim, TaeYoon
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2011, 11 (02) : 121 - 129
[22] Control and communication co-design: Analysis and practice on performance improvement in distributed measurement and control system based on fieldbus and Ethernet
Liang, Geng
ISA TRANSACTIONS, 2015, 54 : 169 - 192
[23] Performance Trade-off Analysis of Co-design of Radar and Phase Modulated Communication Signals in Frequency Hopping MIMO Systems
Eedara, Indu Priya
Amin, Moeness G.
BIG DATA: LEARNING, ANALYTICS, AND APPLICATIONS, 2019, 10989
[24] Study of Mask and Wafer Co-design That Utilizes a New Extreme SIMD Approach to Computing in Memory Manufacturing-Full-Chip Curvilinear ILT in a Day
Pang, Linyong
Russell, Ezequiel Vidal
Baggenstoss, Bill
Lee, Michael
Digaum, Jennefir
Yang, Ming-Chuan
Ungar, P. Jeffrey
Bouaricha, Ali
Wang, Kechang
Su, Bo
Pearman, Ryan
Fujimura, Aki
PHOTOMASK TECHNOLOGY 2019, 2019, 11148
[25] IMPROVING DESIGN PERFORMANCE WITH SYSTEM-LEVEL CO-DESIGN AND MULTI-PHYSICS ANALYSIS: THERMAL AND STRESS-AWARE DESIGN FOR THREE DIMENSIONAL STACKED IC PACKAGE
Hasegawa, Kiyohisa
Koga, Kazunari
Mandavia, Humair
2016 PAN PACIFIC MICROELECTRONICS SYMPOSIUM (PAN PACIFIC), 2016,
[26] Signal Integrity Analysis for High Speed Channels in PCB/Package Co-Design Interface: 3D Full Wave vs. 2D/Hybrid Approach & Full Model vs. Segmentation Approach
Scogna, Antonio Ciccomancini
Chiang, ChunTong
Krohne, Klaus
Teoh, LianKheng
Lee, Hsuen-Yen
PROCEEDINGS OF THE 2013 IEEE 15TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC 2013), 2013, : 585 - 588

← 1 2 3 →