An embedded gate gate-all-around FinFET for biosensing application

被引:0
|
作者
Jia, Hujun [1 ]
Yang, Wanli [1 ]
Cao, Weitao [1 ]
Zhao, Linna [1 ]
Su, Qiyu [1 ]
Wei, Xingyu [1 ]
Cao, Zhen [1 ]
Yang, Yintang [1 ]
机构
[1] Xidian Univ, Sch Microelect, Xian 710065, Peoples R China
来源
MICRO AND NANOSTRUCTURES | 2024年 / 195卷
关键词
Embedded gate; Fin field-effect transistor (FinFET); Biosensor; Sensitivity; Dielectric modulated; FIELD-EFFECT TRANSISTOR; LABEL-FREE DETECTION; JUNCTIONLESS FINFET; TFET; PERFORMANCE; SIMULATION; SENSITIVITY; DESIGN; FET;
D O I
10.1016/j.micrna.2024.207972
中图分类号
O469 [凝聚态物理学];
学科分类号
070205 ;
摘要
A dielectric modulated embedded gate gate-all-around fin field-effect transistor (EGGAA-FinFET) has been proposed for label-free detection applications of biomolecules in this article. The design expands the biomolecule capture area by establishing a cavity below the embedded gate. The performance of EGGAA-FinFET and FinFET biosensors is analyzed in a comprehensive comparison in terms of electrical performance, sensitivity and selectivity. Some important biosensing characteristics for EGGAA-FinFET (FinFET) have been calculated to be 0.43 V (0.32 V) for threshold voltage sensitivity, 2.22 x 10(6) (8.32 x 10(4)) for current switching ratio sensitivity, and 0.75 (0.65) for subthreshold swing sensitivity. To determine the optimal structure of the biosensor, the effect of structural parameters on sensitivity is investigated. In addition, the effect of the filling factor on the biosensor is considered. The real-world performance of biosensors is assessed using the linearity parameter, showing that the EGGAA-FinFET biosensor has better noise resistance compared to the FinFET biosensor.
引用
收藏
页数:12
相关论文
共 50 条
  • [1] A Vertically Stacked Nanosheet Gate-All-Around FET for Biosensing Application
    Li, Cong
    Liu, Feichen
    Han, Ru
    Zhuang, Yiqi
    IEEE ACCESS, 2021, 9 : 63602 - 63610
  • [2] Impact of Gate Edge Roughness Variability on FinFET and Gate-All-Around Nanowire FET
    Espineira, G.
    Nagy, D.
    Indalecio, G.
    Garcia-Loureiro, A. J.
    Kalna, K.
    Seoane, N.
    IEEE ELECTRON DEVICE LETTERS, 2019, 40 (04) : 510 - 513
  • [3] FINFET AND GATE-ALL-AROUND DEVICE DESIGN AND PERFORMANCE/YIELD OPTIMIZATION
    Gassmann, Hans-Joachim L.
    2014 12TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2014,
  • [4] Density scaling beyond the FinFET: Architecture Considerations for Gate-all-around CMOS
    Guillorn, Michael A.
    Loubet, Nicolas J.
    Yeung, Chun-Wing
    Chao, Robin
    Muthinti, Raja
    Demarest, James
    Robison, Robert
    Miao, Xin
    Zhang, Jingyun
    Hook, Terry
    Oldiges, Phil
    Yamashita, Tenko
    2016 74TH ANNUAL DEVICE RESEARCH CONFERENCE (DRC), 2016,
  • [5] Stacked Nanosheet Gate-All-Around Transistor to Enable Scaling Beyond FinFET
    Loubet, N.
    Hook, T.
    Montanini, P.
    Yeung, C. -W.
    Kanakasabapathy, S.
    Guillorn, M.
    Yamashita, T.
    Zhang, J.
    Miao, X.
    Wang, J.
    Young, A.
    Chao, R.
    Kang, M.
    Liu, Z.
    Fan, S.
    Hamieh, B.
    Sieg, S.
    Mignot, Y.
    Xu, W.
    Seo, S. -C.
    Yoo, J.
    Mochizuki, S.
    Sankarapandian, M.
    Kwon, O.
    Carr, A.
    Greene, A.
    Park, Y.
    Frougier, J.
    Galatage, R.
    Bao, R.
    Shearer, J.
    Conti, R.
    Song, H.
    Lee, D.
    Kong, D.
    Xu, Y.
    Arceo, A.
    Bi, Z.
    Xu, P.
    Muthinti, R.
    Li, J.
    Wong, R.
    Brown, D.
    Oldiges, P.
    Robison, R.
    Arnold, J.
    Felix, N.
    Skordas, S.
    Gaudiello, J.
    Standaert, T.
    2017 SYMPOSIUM ON VLSI TECHNOLOGY, 2017, : T230 - T231
  • [6] FinFET Versus Gate-All-Around Nanowire FET: Performance, Scaling, and Variability
    Nagy, Daniel
    Indalecio, Guillermo
    Garcia-Loureiro, Antonio J.
    Elmessary, Muhammad A.
    Kalna, Karol
    Seoane, Natalia
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2018, 6 (01): : 332 - 340
  • [7] Analytical Modeling and Simulation of Gate-All-Around Junctionless Mosfet for Biosensing Applications
    Preethi, S.
    Venkatesh, M.
    Pandian, M. Karthigai
    Priya, G. Lakshmi
    SILICON, 2021, 13 (10) : 3755 - 3764
  • [8] Analytical Modeling and Simulation of Gate-All-Around Junctionless Mosfet for Biosensing Applications
    S. Preethi
    M. Venkatesh
    M. Karthigai Pandian
    G. Lakshmi Priya
    Silicon, 2021, 13 : 3755 - 3764
  • [9] Gate-all-around Ge FETs
    Liu, C. W.
    Chen, Y. -T.
    Hsu, S. -H.
    SIGE, GE, AND RELATED COMPOUNDS 6: MATERIALS, PROCESSING, AND DEVICES, 2014, 64 (06): : 317 - 328
  • [10] Modeling of gate leakage in cylindrical gate-all-around transistors
    Ravi Solanki
    Saniya Minase
    Ashutosh Mahajan
    Rajendra Patrikar
    Journal of Computational Electronics, 2021, 20 : 1694 - 1701